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Preface  
The first attempt of power conversion was made by Pacinotti in 1864 and then Wilde, Varley 
and Siemens patented the dynamo in 1866-67. With his machine Pacinotti had the possibility to 
convert mechanical into electrical power and vice versa. Further improvements allowed Ferraris 
(1885) to create a rotating electro-magnetic field able to make a metallic egg rotate. This principle 
is the basis of induction machine operation. 
Unfortunately, both Pacinotti’s and Ferraris’ machines were directly connected to the power 
source; hence they were without any automatic control. Moreover, the problems related to not 
controlled start-up are relevant and well known. 
Power Electronics are a viable solution to these problems and got more and more importance 
during the years due to the benefits they brought into electrical engineering fields. Power 
Electronics inherited their foundations from signal amplifier technologies and then developed to 
drive high powers. There are lots of advantages which Power Electronics brought, but the most 
meaningful is the possibility to control electrical machine and to manage the flows of electro-
magnetic power. During Eighties and Nineties, the developments of Power Electronics allowed to 
implement innovatory systems and to improve the existent ones. Due to Power Electronics it was 
possible to build drives, active filters, static Var compensators, etc… 
Nowadays, the static converter can connect systems with different electrical characteristics: for 
instance, choppers connect two DC systems with different voltage level, whereas inverters 
transform power from DC to AC with variable amplitude and frequency. 
Unfortunately, the existing converter topologies allow a small margin to further improvements 
because of the intrinsic limits of semiconductor devices. Indeed, considering the electrical 
characteristics of switching devices, it can be asserted it will be harder and harder overcome the 
actual limits imposed by silicon. For instance, only slowest devices can withstand voltages of the 
order of magnitude of 10 kV. 
The multilevel converters were born with the specific aim to overcome the voltage limit of 
semiconductor devices: one of their first applications was the connection between AC and DC high 
voltage systems. The main idea at the basis of multilevel converters is to connect more devices in 
series and clamp the voltages between their pins. The differences among multilevel converter 
structures derive from how the clamping is done. In cascade H-bridge converters the clamping is 
done by the batteries, diodes have this task in diode-clamped topologies, and so on. 
The first multilevel converter can be attributed to R. H. Baker and L. H. Bannister, who 
patented the cascade H-bridge in 1975. In 1980 Baker patented diode-clamped topology which can 
be still considered the most used. In 1992, T. A. Meynard and H. Foch patented the flying-capacitor 
architecture. In the same year, S. Osagawara, J. Takagali, H. Akagi and A. Nabae proposed a new 
approach: they considered a standard Current Source Inverter (CSI) and increased the number of 
current levels instead of voltage ones. From 1992 till now, the research on multilevel converters 
both perfected original topologies and invented new ones, finding ever new and uncommon 
applications. 
The former use of multilevel converter in high voltage applications is still implemented on high 
voltage DC transmission lines, to connect the DC side to AC grid. Moreover, low voltage 
applications for which multilevel are suited were discovered. In particular, multilevel converters 
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offer a better quality of the output waveforms than standard converters. This peculiarity is very 
useful to comply with the standards about the energy quality which become stricter and stricter. 
Moreover, multilevel converters are suited even in drive applications, because sophisticated control 
algorithms can exploit the high number of levels to improve the performance of the system.             
Multilevel converters can bring innovations even in traction applications, a particular niche of 
drive applications. Considering the state of the art in this technology field, it can be asserted the 
maximum power limit has been reached. This fact derives both from standards and from 
economical reasons. 
Considering land traction industrial applications, standards limit the maximum voltage of each 
battery banks at 96 V for safety reasons. On the other hand, standard do not impose this limit to 
road vehicles, but the market does. The semiconductor switches usually used in this kind of 
applications are MOSFETs rated 150 V because they have the smallest cost among all the devices. 
Hence, even if the limit on the voltage is not imposed by an actual law, it is still present in road 
transport applications too. 
One way to overcome this problem was presented by Profumo. He proposed to use a double-
wound 3-phase motor, instead of the standard ones. In this way, with two converters and two 
control systems the power is doubled by the injection of twice the current than a standard solution. 
Unfortunately, in case of fault in one inverter, the vehicle will be still able to proceed, but at 
reduced current that means the torque the motor produces is halved. Considering that the vehicle is 
at full load or in a steep slope, the reduction of the torque will mean the impossibility to move or, 
even worse, the vehicle will move backward. 
Another viable solution to increase the power keeping constant the maximum DC voltage is 
given by multi-phase converters. Unfortunately, this solution is even more expensive than the 
previous because both multiphase converter and motor are custom-made. Moreover, even the 
control system must be designed for the specific number of phases and may require a lot of 
resources.      
The dual 2-level inverter, the multilevel converter topology studied and proposed in this 
dissertation, represents the third way to overcome the power limit. Considering battery-fed 
applications, the two insulated sources can be easily found splitting the battery bank in two parts. 
Moreover, all the 3-phase machines allow the six-wire open-end connection required by this 
system. Hence, using only standard components connected in an unusual way, it is possible to twice 
the power delivered to the load. 
The use of standard converters and motors has intrinsic advantages in term of costs and 
reliability. Furthermore, in case of fault of one inverter, the vehicle will be able to move producing 
the rated torque, but at half the rated speed because the system will lack voltage instead of current. 
Hence, the vehicle will move slower, but it will be still able to scour slopes. 
For these reasons, dual 2-level inverter is well suited for land traction application, but even 
other applications can have benefits deriving from the exploitation of the peculiarities of the dual 2-
level inverter. In particular naval hybrid traction and active filter applications have been proposed 
for that converter type.  
Naval traction can use this converter together with two diesel engines to have two selectable 
power levels. Indeed some ships, like fishing boats, must operate in two cruise modalities. During 
fishing operations, the trawl-nets represent a load requiring great torque, but low power: only one 
inverter and one engine can be used to guarantee the required power and a pretty good efficiency of 
mechanical system. On the other hand, when the boat is moving, the required power is largely more, 
and the dual 2-level inverter must be fully used together with the two engines. In this way the 
overall efficiency of the system can be improved in both cruise modalities. 
Regarding active filtering, a possible application of the dual 2-level inverter has been found and 
it is being currently investigated at the Department of Electrical Engineering of Bologna. Being a 
quite new application for the dual 2-level inverter, a summary of the benefit brought by the 
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converter is actually a hard job. Anyway the direction assumed by the research is to use two 
photovoltaic panels to provide power and a 3-phase transformer for the connection to the grid. 
The investigation on the dual 2-level inverter is a research theme which offers several prospects  
because the converter itself has the possibilities to be widely used. It has some advantages proper of 
the multilevel converters, but does not require any custom-built hardware. Moreover, converter 
architecture suggests the idea to manage the power flowing throughout the two inverters offering a 
way to control the discharge of battery banks, for instance. 
The following dissertation has the aim to investigate this multilevel topology, starting from the 
basis. A survey of multilevel topologies and modulation will introduce to the accurate description of 
the dual 2-level inverter. Two modelling methodology for this converter will be analysed: one is the 
use of space vectors, the other is based on complex duty-cycle theory. Using these mathematical 
tools, a power sharing technique will be presented together to the analytical study of its effects 
during commutations. To conclude, two converter have been built and some experimental results 
will be shown, proving that power sharing can be realized.   
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Chapter 1  
Survey of topologies 
1.1. Introduction 
1.1.1. Short history 
The concept of utilizing multiple small voltage levels to perform power conversion was 
presented by an MIT researcher over twenty years ago [1,2]. Advantages of this multilevel approach 
include good power quality, good Electro-Magnetic Compatibility (EMC), low switching losses 
and high voltage capability. The main disadvantages of this technique are the larger number of 
semiconductor switches required than the 2-level solution and the capacitor banks or insulated 
sources needed to create the voltage steps on the DC busses. The first topology introduced was the 
series H-bridge design [1]. This was followed by the diode-clamped converter [2-4] which utilises 
a bank of series capacitors to split the DC bus voltage. The flying-capacitor (or capacitor-
clamped) [5] topology followed diode-clamped after few years: instead of series connected 
capacitors, this topology uses floating capacitors to clamp the voltage levels. Another multilevel 
design, slightly different from the previous ones, involves parallel connection of inverter phases 
through inter-phase reactors [6]. In this design the semiconductors must block the entire voltage, but 
share the load current. Several combinatorial designs have also emerged [7], implemented 
cascading the fundamental topologies [8-12]; they are called hybrid topologies. These designs can 
create higher power quality for a given number of semiconductor devices than the fundamental 
topologies alone due to a multiplying effect of the number of levels.  
In the beginning multilevel converters were introduced to drive high voltages, like in High 
Voltage Direct Current (HVDC) applications to make the front-end connection between DC and 
AC lines. In this way the limits on the maximum voltage tolerable by the semiconductor switches 
were overtaken and the converters were able to drive directly the line voltage without a transformer. 
Nowadays it is possible to find multilevel applications even in low voltage field, like motor drive, 
because of the high quality of the AC output. In particular back-to-back multilevel systems can 
drive motors with very good performance concerning the line voltage and current distortions. 
Multilevel can even improve the converter losses. 
Recent advances in power electronics have made the multilevel concept practical [1-19]. In fact, 
the concept is so advantageous that several major drive manufacturers have obtained patents on 
multilevel power converter and associated switching techniques [20-26]. 
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1.1.2. Multilevel concept 
This paragraph has the aim to introduce to the general principle of multilevel behaviour. Figure 
1.1 helps to understand how multilevel converters work. The leg of a 2-level converter is 
represented in Figure 1.1a) in which the semiconductor switches have been substituted with an ideal 
switch. The voltage output can assume only two values: 0  or E . Considering Figure 1.1b), the 
voltage output of a 3-level inverter leg can assume three values: 0 , E  or 2E . In Figure 1.1c) a 
generalized n-level inverter leg is presented. Even in this circuit, the semiconductor switches have 
been substituted with an ideal switch which can provide n different voltage levels to the output.  In 
this short explanation some simplifications have been introduced. In particular, it is considered that 
the DC voltage sources have the same value and are series connected. In practice there are no such 
limits, then the voltage levels can be different. This introduces a further possibility which can be 
useful in multiphase inverters, as it will be shown in the following. 
A three-phase inverter composed by n-level legs will be considered for the analysis. Obviously 
the number of phase-to-neutral voltage output levels is n. The number k  of the line-to-line voltage 
levels is given by (1.1). 
 
 12 −= nk . (1.1) 
 
Considering a star connected load, the number p  of phase voltage levels is given by (1.2). 
 
 12 −= kp . (1.2) 
 
For example, considering a 5-level inverter leg, it is possible to obtain 9 line-to-line voltage 
level (3 negative levels, 3 positive levels and 0) and 17 phase voltage levels. 
Higher is the number of levels better is the quality of output voltage which is generated by a 
greater number of steps with a better approximation of a sinusoidal wave. So, increasing the number 
of levels gives a benefit to the harmonic distortion of the generated voltage, but a more complex 
control system is required, with the respect to the 2-level inverter.  
 
 
 
a) b) c) 
E 
E 
V2 
E 
E 
E 
V3 Vn 
E 
 
Figure 1.1: Inverter phases. a) 2-level inverter, b) 3-level inverter, c) n-level inverter. 
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1.1.3. Redundant states and voltage vectors 
Two or more switching states that produce the same output voltage are called redundant states. 
It is possible to distinguish between two kind of redundant states: intra-phase and joint-phase. 
Intra-phase redundant states involve the switching state (or configuration) of only one phase; 
obviously this kind of redundancy is strictly related to the hardware architecture of the converter. 
Just to make an example, flying-capacitor converter has intra-phase redundant states; instead diode-
clamped does not. 
On the other hand, joint-phase redundant states involve the switching state of the whole 
converter and all multi-phase converters present this phenomenon. Because of the dependency on 
the architecture, intra-phase redundancy will be analyzed for each single converter presented in this 
chapter. The aim of this paragraph is to introduce the joint-phase redundancy through the use of 
Park transform. In order to simplify the discussion, a general three-phase n-level inverter is taken 
into account as shown in Figure 1.2. Furthermore, the load is supposed to be star-connected and of 
linear type. In this system it is possible to define three inverter voltages ( aOv , bOv , cOv ). Assuming 
that all the voltage steps have the same value E , each inverter voltage can be expressed as: 
 
 xxO sEv ⋅= . (1.3) 
 
In (1.3), xOv  is the general inverter voltage and xs  is the state of the generic leg. The values 
assumed by xs  are limited between 0 and 1n −  (where n  is the number of levels). For example, in 
a 3-level inverter xs  can assume the values 0, 1, 2. 
Assuming πj3
2
eα =  and applying Park transform [27] to inverter voltages, the related voltage 
vector and the common mode voltage can be expressed as follow: 
 
 
( )
( )cObOaOo
2
cObOaO
vvv
3
1v
αvαvv
3
2v
++=
++=
. (1.4) 
 
Similarly, it is possible to define three load voltages ( aO'v , bO'v , cO'v ) and obtain v′  and ov′ , 
which represent as the load voltage vector and common mode voltage respectively. Because the 
load is star-connected and linear, the common mode voltage must be zero. Applying Kirchhoff’s 
voltage law to a generic phase x , the following equation is obtained. 
 
 OO'kO'kO vvv += . (1.5) 
 
 
Substituting (1.5) in (1.4) for each phase, yields: 
 
O’ 
O
a 
b 
c 
 
Figure 1.2: General three-phase inverter scheme.
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OO'o vv
vv
=
′=
. (1.6) 
 
Because the load common mode voltage is always zero, the first of (1.6) implies that the load 
voltages are not dependent on the common mode component of inverter voltages; in other words 
each set of voltages { }cObOaO v,v,v  applied by the inverter has the same effect on the load. Anyway, 
different sets of voltages may have different effects on the sources or on the converter components. 
For instance, redundant vectors are used in diode-clamped converter to balance the voltage level of 
DC capacitors. 
The number of voltage sets vsn  an inverter can produce and the number of different voltage 
vector vn  can be expressed as follow: 
 
 3vs nn =  (1.7) 
 
 ( ) 11-nn3n v += . (1.8) 
 
Moreover, to distinguish among different switching states a converter can assume, it is possible 
to use the following equation which gives an univocal number ( swn ) for each state. 
 
 cba
2
sw snssnn ++= . (1.9) 
 
Given a specific voltage vector and its related leg states set { }cba s,s,s , the number of joint-phase 
redundant states rsn  can be expressed as follow: 
 
 ( )minmaxrs ssnn −−= . (1.10) 
 
In (1.10), maxs and mins are the maximum and the minimum among { }cba s,s,s  respectively. The 
voltage space vectors generated by 2-level, 3-level and 5-level inverters are shown in Figure 1.3. 
Increasing the number of levels means an increment in the resolution of generable vectors. 
Obviously the diagrams presented in Figure 1.3 are obtained considering the same voltage step for 
each level. In case of different level amplitude, the number of generable vector can increase until it 
reaches the number of voltage sets if proper ratios among the level amplitudes are chosen. In [28-
30] there is a better explanation of this use of redundant configuration.   
 
d 
q 
d 
q 
d 
q 
2n = 3n = 5n =
 
Figure 1.3: Space vectors generated by 2-level, 3-level and 5-level inverters.  
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1.1.4. Multilevel inverter performance 
The limit of standard three-phase converters is related to the maximum power. Which can be 
delivered to the load, which is related to the maximum voltage and current of a component. 
Furthermore, higher is the power of a switch lower is the switching frequency. An initial solution to 
overcome this problem was to connect several switches in series or in parallel. The series 
connection of two or more semiconductor devices is really difficult due to the impossibility to 
perfectly synchronize their commutations. In fact, if one component switches off faster than the 
others it will blow up because it will be subjected to the entire voltage drop designed for the series. 
Instead, parallel connection is slightly less complicated because of the property of MOSFETs and 
more recent IGBTs to increase their internal resistance with the increment of junction temperature. 
When a component switches on faster than the others, it will conduct a current greater than the 
current it was designed for. In this way, the component increases its junction temperature and its 
resistance, so it limits the current which flow through it. This effect makes possible to overcome the 
problems coming from a delay among gate signals or from differences among real turn on time of 
the components. Anyway, parallel connection of the switches requires an accurate design of the 
board. 
A modular solution is preferred to increase the power a converter can drive. In this way, a 
standard three-phase converter is designed with a relatively low power. Then, several converters are 
paralleled through decoupling inductances to reach the desired power. Even in this system a quite 
good synchronization among the controls of the converters is required.  
Multilevel converters are a viable solution to increase the power with a relatively low stress on 
the components and with simple control systems. Moreover, multilevel converters present several 
other advantages. First of all, multilevel converters generate better output waveforms with a lower 
dt
dv  than the standard converters. Then, multilevel converter can increase the power quality due to 
the great number of levels of the output voltage: in this way, the AC side filter can be reduced, 
decreasing its costs and losses. Furthermore, multilevel converter can operate with a lower 
switching frequency than 2-level converters, so the electromagnetic emissions they generate are 
weaker, making less severe to comply with the standards. Furthermore, multilevel converters can be 
directly connected to high voltage sources without using transformers; this means a reduction of 
implementation and costs.    
1.2. Diode-clamped 
1.2.1. Operating principle 
In Figure 1.4, 3-level and 5-level diode-clamped legs are shown; it is easy to extend the scheme 
to a generic n-level configuration. The DC bus voltage is split in two and four equal steps 
respectively by capacitor banks. In this way, no extra DC sources are needed with respect to the 
standard 2-level inverter. The voltage between two switches is clamped through the diodes in the 
middle of the structure, called clamping diodes. Considering the 5-level diode-clamped leg, it is 
possible to note that the number of diodes required to clamp the voltage changes point by point. For 
instance 1D  is composed only by one diode, instead 1D′  is the series of three diodes. This does not 
mean that the diode series connection is needed in the implementation, but it simply means that the 
reverse voltage drop born by 1D′  is three times the backward voltage drop over 1D . In the final 
implementation it is allowed to use either one diode with higher blocking capability or three diodes 
series connected. Anyway, to better understand how a diode-clamped works, it is preferred to use 
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series connected diodes; in this way, the reverse voltage drop of all the diodes is the same and is 
equal to the voltage fixed by a capacitor. 
For a generic n-level diode-clamped the diode reverse voltage is given by (1.11): 
 
 
1n
EVr −= . (1.11) 
 
In 3-level diode-clamped it is 2
EVr =  while in 5-level it is 4EVr = . Furthermore, this voltage 
drop is also the reverse voltage each switch has to block. Now it is clear that increasing the levels 
means a reduction of the stress over the components, considering the same DC bus voltage. 
Unfortunately, higher is the number of levels higher is the number of components. Increasing of 
one level involve the use of one capacitor, two switches and a lot of diodes more. In fact the number 
of clamping diodes used in a diode-clamped is related to the number of level by the following 
expression: 
 
 ( )( )2n1nN Diodes −−= . (1.12) 
 
Focusing the attention to the 3-level leg, it is possible to find the relationship between the state 
of the switches and the output voltage AOV . Before all consideration, a right switches configuration 
must avoid every kind of shortcut. So, it is simple to understand that all the switches cannot be   
Switches state  
1T  2T  1T′  2T′  AOV  
1 1 0 0 E  
0 1 1 0 2E  
0 0 1 1 0 
1 0 0 1 Undefined 
Table 1.1: 3-level diode-clamped leg relationships between configurations and output voltages. 
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Figure 1.4: 3-level and 5-level diode-clamped legs. 
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simultaneously turned on. There are also other dangerous configuration, but they can be avoided 
switching 1T  and 1T′  in a complementary way. The same has to happen for  2T  and 2T′ . Considering 
these conditions there are only four possible configurations a 3-level diode-clamped leg can assume 
and they are shown in Table 1.1 with the agreement to identify switches on-state with 1 and off-
state with 0. Not all the four configuration leads to a proper leg output voltage, because when 1T  in 
on and  2T  is off there is no defined path for the load current because whether 2T  or 1T′  are not 
conducting, so the current flows throughout the free-willing diodes and the output voltage depends 
on it. As it is possible to see from Table 1.1, there are no intra-phase redundant states in 3-level 
diode-clamped. 
Similarly, 5-level diode-clamped leg does not present redundant states and only five different 
configurations are allowed for the switches as Table 1.2 shows. 
 
Making some generalization from Table 1.1 and Table 1.2, in a n-level diode-clamped leg there 
are no intra-phase redundant states and 1n −  consecutive switches are conducting. Moving the 
series of conducting switches from the top to the bottom end of the leg, the output voltage decreases 
from E  to 0. 
1.2.2. Characteristics 
Diode-clamped converter presents some peculiarities which other multilevel topologies do not 
have. First of all, it is quite simple to control. Indeed, a simple extension of a traditional analog 
PWM control can directly gate the switches without any switching table in between. The main 
problems related to its control came from the digital controller which are suited for traditional 2-
level converters and may not have outputs enough to drive all the semiconductors in the leg. But it 
is quite easy to implement a digital control system over a diode-clamped with commercial parts 
only, using some external hardware and designing a proper code. 
Unfortunately, the reverse voltage drop changes among the components. The minimum reverse 
voltage drop is given by (1.11) and it is related to all the switches and some clamping diodes. For 
instance, considering the 5-level converter in Figure 1.4, the diode 1D′  is subjected to three times 
the minimum reverse voltage drop when 2T′  3T′  and 4T′  are conducting. Anyway this is not a serious 
disadvantage because it can be avoided using a series of more diodes or a different kind rated for a 
greater reverse voltage. 
A very serious problem regards the mean current through the switches which is different. 
Considering the 5-level leg, 1T  is conducting only when the required output voltage is E , while 4T  
is always conducting but when the required voltage is 0. Furthermore, the current flowing 
throughout 4T  is always flowing even through 1T . So it is possible to assert that 4T  average current 
is smaller than 1T  average current. Choosing different kind of switches with the same reverse 
voltage and similar dynamic performances, but with different rated currents is quite difficult among 
Switches state  
1T  2T  3T  4T  1T′  2T′  3T′  4T′  AOV  
1 1 1 1 0 0 0 0 E  
0 1 1 1 1 0 0 0 43E  
0 0 1 1 1 1 0 0 2E  
0 0 0 1 1 1 1 0 4E  
0 0 0 0 1 1 1 1 0 
Table 1.2: 5-level diode-clamped leg relationships between configurations and output voltages. 
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commercial parts. Manufacturers prefer to use the same switch for every position even if they are 
not fully exploited somewhere in the leg. 
Diode-clamped does not require insulated DC sources to create the voltage level, but exploits 
several capacitors to equally split a single DC source. This is a great advantage because makes the 
circuitry topology suitable to substitute a traditional system in all kinds of application: to upgrade 
an existing system it is necessary only to design a proper diode-clamped, take out the old converter 
and use the new one in its place. Unfortunately, some unbalance of capacitors voltages can take 
place and the control must keep it into consideration. A single leg can not face this problem because 
there are no intra-phase redundant states to use for this purpose. In the other hands, multi-phase 
diode-clamped converter can balance the capacitors voltages using joint-phase redundant states. 
Furthermore, when this kind of converter is connected in a back-to-back configuration, a proper 
synchronization between inverter and rectifier controls is sufficient to keep the capacitors balanced.  
1.3. Flying-capacitor 
1.3.1. Operating principle 
In Figure 1.5, 3-level and 5-level flying-capacitor legs are shown and it can be seen a close 
similarity with diode-clamped topology. The extension to more than 5 levels is easy even for flying-
capacitor. As for the diodes in diode-clamped, the capacitors series are drown to highlight the 
voltage drop they have to tolerate. Indeed, the voltage over the capacitors nearer to the switches is 
lower than the voltage over the ones nearer to the source in steady-state. The voltage over each 
capacitor in Figure 1.5 is given by (1.13). 
 
 
1n
EVC −= . (1.13) 
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Figure 1.5: 3-level and 5-level flying-capacitor leg. 
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Furthermore, these capacitors have the same function of the clamping diodes in diode-clamped 
converter: they keep constant the voltage drop between the busses to which they are connected. For 
this reason, they are called clamping capacitors. The voltage given by (1.13) is also the reverse 
voltage drop each switch must bear when all capacitors are fully charged as it can be seen applying 
Kirchhoff’s voltage law to the circuit in Figure 1.5. 
Like in every converter, some leg switches configurations are not allowed. For instance, 
considering the 3-level converter, 2T  and 2T′  cannot be simultaneously closed because this means a 
shortcut of  3C . To avoid any problem coming from a possible shortcut of capacitors or sources, xT  
and xT′  (where the subscript x substitutes the number of a generic switch) must to be in 
complementary state. In this way the possible configurations for an n-level leg are: 
 
 1nconf 2N
−= . (1.14) 
 
Obviously, flying-capacitor leg presents intra-phase redundancy because the number of allowed 
configurations is greater than the number of possible voltage output levels. In Table 1.3 the 3-level 
converter switching table is presented. 
 
Switches state  
1T  2T  1T′  2T′  AOV  
1 1 0 0 E  
1 0 0 1 2E  
0 1 1 0 2E  
0 0 1 1 0 
Table 1.3: 3-level flying-capacitor leg relationships between configurations and output voltages. 
 
 
Switches state  
1T  2T  3T  4T  1T′  2T′  3T′  4T′  AOV  
1 1 1 1 0 0 0 0 E  
1 1 1 0 0 0 0 1 43E  
1 1 0 1 0 0 1 0 43E  
1 0 1 1 0 1 0 0 43E  
0 1 1 1 1 0 0 0 43E  
1   1 0 0 0 0 1 1 2E  
1 0 1 0 0 1 0 1 2E  
1 0 0 1 0 1 1 0 2E  
0 1 1 0 1 0 0 1 2E  
0 1 0 1 1 0 1 0 2E  
0 0 1 1 1 1 0 0 2E  
1 0 0 0 0 1 1 1 4E  
0 1 0 0 1 0 1 1 4E  
0 0 1 0 1 1 0 1 4E  
0 0 0 1 1 1 1 0 4E  
0 0 0 0 1 1 1 1 0 
Table 1.4: 5-level flying-capacitor leg relationships between configurations and output voltages. 
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  For a 3-level flying-capacitor, there are 4 possible leg configurations and two of them gives the 
same voltage level presenting intra-phase redundancy as expected. These two configuration have 
different effects on the capacitor 3C . Indeed, considering an outgoing output current, the 
configuration with 1T  turned off and 2T  turned on makes 3C  discharging because the capacitor has 
to feed the load. Whereas, when  1T  is turned off and 2T  is turned off, 3C  and the load are series 
connected to the source and the current flowing into the capacitor charges it. A proper control can 
keep the capacitor balanced monitoring its state and choosing the right configuration each time the 
middle output is required. A similar analysis can be done for the 5-level converter taking into 
account the effects of all the sixteen configurations shown in Table 1.4. 
Considering Table 1.3 and Table 1.4, it is possible to deduce that the voltage applied is 
proportional to the sum of upper switches states. Assuming that xT  represents the state of a generic 
upper switch, (1.15) shows this relationship. 
 
 ∑−
=−=
1n
1x
xAO T1n
EV . (1.15) 
 
1.3.2. Characteristics  
The main disadvantage of flying-capacitor architecture is capacitors balance. In a 3-level 
converter there is only one capacitor to keep balanced and the implementation of the control 
algorithm is quite easy. When the number of level rises, the voltages to keep controlled increase: a 
greater number of voltage sensors and a more complicated control are needed. 
Even for this topology, the switch average currents could be different because they strictly 
depend on the control choice of redundant states. Some estimations of this value can be done, but is 
difficult to rate each switch for the exact current value. Like in diode-clamped implementation, a 
not fully exploitation of some switch is preferred. 
The flying-capacitor converter has a very modular circuit as can be seen in Figure 1.6. In Figure 
1.6a) an alternative layout for the 3-level converter is shown. This representation highlights the 
modules making up the flying-capacitor and one of them is separately shown in Figure 1.6b). The 
only difference among converter modules is the voltage born by the capacitor. After a module has 
been designed, making up the hardware for a n-level converter is quite easy and fast. Also the 
maintenance has its own benefits coming from this characteristic. 
Another important peculiarity of this converter is the high portability. Indeed the flying-
capacitor can substitute a standard 2-level converter even more easily than the diode-clamped 
because the DC bus capacitor is still present and correctly rated, so there is no need to change it. 
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Figure 1.6: a) Alternative 3-level flying-capacitor layout, b) Generic module. 
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1.4. Cascaded H-bridge 
1.4.1. Operating principle 
Figure 1.7 shows 3-level and 5-level cascaded H-bridge legs. As usual, the 3-level converter 
analysis is the simplest and lets understand the operating principle of the modules composing the 
leg of a generic n-level converter; these modules are often called cells. It is well known that H-
bridge converters can be modulated with 2-level or 3-level output. In this kind of  multilevel 
converter, all the possible cell output levels are exploited. Some switches configurations are 
harmful for the converter and they must be avoided; for instance, the switches 1T  and  1T′  are not 
allowed to be turned on at the same time because this situation causes a shortcut of the source. 
Table 1.1Table 1.5 shows the relationship between the allowed switches configurations and the 
output of a 3-level cascaded converter.  
 
It can be seen that even cascaded converter presents an intra-phase redundancy because there are 
two different ways to obtain the level 0. Moreover, considering the same DC source voltage, the 
output level amplitude and the switches reverse voltage drop (given by (1.16)) are greater here than 
in the diode-clamped or flying-capacitor.  
 
 EVr = . (1.16) 
 
In order to increase the number of levels more cells have to be cascaded. High and low couple of 
switches can be defined in the respect of voltage output direction. Considering Figure 1.7 , the 
couple of switches composed by 1T  and 1T′  is the high one, whereas 2T  and 2T′  constitute the low 
couple. The high output of one cell is shortcut to the low output of another one to realize a cascade 
Switches state  
1T  2T  1T′  2T′  AOV  
1 0 0 1 E  
1 1 0 0 0 
0 0 1 1 0 
0 1 1 0 E-  
Table 1.5: 3-level cascaded H-bridge leg relationships between configurations and output voltages. 
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Figure 1.7: 3-level and 5-level cascaded H-bridge leg. 
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connection between two cells. Each cell in the cascade adds 2 levels more to the output waveform 
as Table 1.6 shows for a 5-level leg. 
 
Applying Kirchhoff’s voltage law to the 5-level leg, the total output voltage AOV  results to be 
the sum of single cell output voltages as (1.17) shows for a converter composed by m cells each one 
supplying  an output voltage AOjV . 
 
 ∑
=
=
m
1j
AOjAO VV . (1.17) 
 
Unfortunately, one more insulated source is required for each cell in the cascade to eliminate 
possible shortcuts. For example, considering a 5-level converter and the last configuration of Table 
1.6, switches 21T′  and 12T′  make a shortcut of the lowest source if it is not insulated from the upper 
one. 
A direct comparison between this cascaded converter and other multilevel topologies presented 
till here cannot be done because of different level amplitude. Imagining a substitution of the 
converter in an existing system, the better comparison hypothesis is to adapt the DC bus for the new 
converter keeping the same voltage value and splitting it. In this way, the voltage step amplitude for 
a n-level diode-clamped or flying-capacitor is given by (1.13)  where E  is the total bus DC voltage. 
Whereas the voltage step amplitude of a cascade converter is given by (1.18). 
 
 
1n
2E
− . (1.18) 
 
The cascade H-bridge was the founder of cascade converter family and the simplest one. Each 
type of single-phase multilevel converter can be cascaded to obtain a leg. In this way, the levels 
each cell adds increase and is a good compromise between the required insulated sources and the 
number of output levels.  
Switches state  
11T  12T  21T  22T  12T′  12T′  21T′  22T′  AOV  
1 0 1 0 0 1 0 1 2E  
1 1 1 0 0 0 0 1 E  
1 0 0 0 0 1 1 1 E  
1 0 1 1 0 1 0 0 E  
0 0 1 0 1 1 0 1 E  
1 1 1 1 0 0 0 0 0 
1 1 0 0 0 0 1 1 0 
1 0 0 1 0 1 1 0 0 
0 1 1 0 1 0 0 1 0 
0 0 1 1 1 1 0 0 0 
0 0 0 0 1 1 1 1 0 
0 1 1 1 1 0 0 0 E-  
0 0 0 1 1 1 1 0 E-  
0 1 0 0 1 0 1 1 E-  
1 1 0 1 0 0 1 0 E-  
0 1 0 1 1 0 1 0 2E-  
Table 1.6: 5-level cascaded H-bridge leg relationships between configurations and output voltages. 
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1.4.2. Characteristics  
Cascade H-bridge converter is a very modular solution based on a wide commercialized 
product. This has a good repercussion on the reliability and the maintenance of the system since the 
cells have high availability, intrinsic reliability and a relatively low cost. 
The main disadvantage of this converter consists in requiring several insulated sources that are 
not available in all applications. For instance, there are high costs in making insulated sources for 
induction motor drive systems because it requires isolation transformers. At the same time, this 
disadvantage makes cascade converters more suitable for photovoltaic or battery fed applications 
than the other types. Indeed, photovoltaic panels can easily be rearranged in several insulated 
sources to feed cascade H-bridge cells. A similar operation can even be done with battery banks. 
Moreover, the insulated sources can be substituted with capacitors when the converter is used as 
active filter. In such kind of applications, the active power through the converter is theoretically 
zero, so there is no need to have power sources. Anyway, the converter has its own losses and the 
capacitors have to supply a little active power that discharges them. A simple control, sensing the 
voltage of each capacitor and exploiting either the intra-phase or joint-phase redundancies, can be 
done to avoid this problem. In this way, the active power to feed the converter is absorbed from the 
net and the capacitors feed reactive power only. 
There are other several application dependent ways to exploit intra-phase redundancy proper of 
this converter. As an example, considering a three-phase system and a vector modulation, control 
can choose among the redundant configurations the one which needs the fewest commutations to be 
reached. 
While there are no limitations on the level of diode-clamped or flying-capacitor, which can be 
even or odd, cascade H-bridge can have only odd numbers of levels; indeed the first cell gives three 
levels whereas the others always add two levels more.  
1.5. Multi Point Clamped (MPC) 
1.5.1. Operating principle 
Multi Point Clamped (MPC) are so called since in their architecture there are several points 
clamped to specific voltages using some components. Even diode-clamped converter belong to this 
family because the bus between two switches is clamped by a clamping diode. Furthermore, when 
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Figure 1.8: 3-level and 5-level Multi Point Clamped leg. 
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the number of voltage level is odd, the converters are called Neutral Point Clamped (NPC) 
because the neutral point is clamped. For the purpose of this book, MPC is used to univocally refer 
to the converters presented in Figure 1.8. In [31], a 4-level MPC converter is presented for UPS 
application showing a comparison with a 4-level diode-clamped. The 3-level leg is identical to a 3-
level diode-clamped and Table 1.1 gives its modulation law. The two topologies can be told apart 
only when the output levels are more than three. As Figure 1.8 shows, the 5-level leg is completely 
different: in MPCs the voltages are clamped using couples switch-diode instead of using a simple 
diode.. Anyway, given a number of levels, the number of switches needed by MPC is the same 
needed by diode-clamped. The control of MPC leg is more complicated in the respect of other 
topologies. Even this kind of converter allows to find complementary couples of switches, as shown 
in Figure 1.8. The constrain so introduced is not physiologically necessary, but it is a simple way to 
simplify the control scheme and the switching table. 
 
Furthermore, to avoid shortcut, 3T  and 4T  must be complementary controlled. The same must 
happens for 3T′  and 4T′ . Table 1.7 is a possible switching table for a 5-lrvel MPC leg; there is an 
intra-phase redundancy only for the middle level. Anyway, it is better to have 4T  turned on in order 
to limit the reverse voltage drop upon 2T . In this way, Table 1.7 looses one configuration. 
The study of the modulation of this leg is quite complicated and introduces particular switching 
functions fully discussed in [32, 33]. Dependently on the switching table used, the maximum 
reverse voltage drop over the components changes and a preliminary analysis must be done to 
choose the suitable component. Moreover, the switches in the middle of the leg must carry twice the 
voltage of the others. 
1.5.2. Characteristics 
The main disadvantage of MPC is complex control they require. A specific hardware is 
necessary to implement the control: for instance a multilevel PWM comparator (analog or digital) 
can give the level required, but a proper switching table, implemented in a E2PROM, must convert 
it in gate signals which define the leg configuration. 
On the other hand, given a number of output levels, the number of components required for 
MPC is the lowest among all multilevel converters. This has a good repercussion on its production 
and maintenance costs. 
Moreover, a comparison between MPC and diode-clamped can be done considering the path of 
the load current. Considering the scheme of 5-level converter presented in Figure 1.4, the load 
current has always to flow through four components among diodes and switches. In 5-level MPC of 
Figure 1.8 the greatest number of components through which the load current has to flow is three. 
There is a difference of one component which can be significant in the computation of losses and 
efficiency. 
Switches state  
1T  2T  3T  4T  1T′  2T′  3T′  4T′  AOV  
1 1 1 0 0 0 0 1 E  
1 1 0 1 0 0 1 0 43E  
1 0 1 0 0 1 0 1 2E  
1 0 0 1 0 1 1 0 2E  
0 0 1 0 1 1 0 1 4E  
0 0 0 1 1 1 1 0 0 
Table 1.7: 5-level MPC leg relationships between configurations and output voltages. 
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Regarding the portability, this converter is fully equivalent to a diode-clamped because the two 
topologies present the same DC bus structure.  
1.6. Other topologies 
1.6.1. Hybrid converter 
All the multilevel converters presented in this paragraph are derived from the basic topologies. 
They are called hybrid topologies because they are a mongrel between two basic topologies or they 
are even composed by the same topology, but with different modulations of the stages. 
Mixed-level hybrid multilevel cells [29] belong to this family. In this kind of converter, the H-
bridge cells of cascaded leg are substituted by diode-clamped or flying-capacitor. Mixed-level 
hybrid multilevel cells converter is well suited for high-voltage high-power applications because of  
the reduction of required insulated sources in the respect of a cascade H-bridge with the same 
number of output levels. Figure 1.9a) shows a 9-level converter implemented using two diode-
clamped cells. 
When the cells have different DC bus voltages, the converter is called asymmetric hybrid 
multilevel cells [29]. In this way, the cells can also have different switching frequencies allowing 
the use of low frequency devices like GTO. A 5-level converter composed by one IGBTs and one 
GTOs H-bridge cell is presented in Figure 1.9b). Considering the leg presented, the lowest cell is 
modulated with a low frequency, but drives the greatest voltage. In this way, its output is kept 
constant for a long time in the period, switching only four times. The upper cell is used to 
compensate the output to obtain the reference. This structure works properly only if (1.19) is 
complied. 
 
 HL 2EE = . (1.19) 
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Figure 1.9: Hybrid converters; a) Mixed-level cells; b) Asymmetric cells. 
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1.6.2. Soft-switching converters 
Soft switched multilevel inverters are presented in literature [29, 33-46] considering several 
different implementations. The aim of soft-switch inverters is to reduce the switching losses 
increasing the efficiency of multilevel converters. For the cascade inverter, because each inverter 
cell is a 2-level circuit, the implementation of soft-switching is not at all different from that of 
conventional 2-level inverters. For diode-clamped or flying-capacitor inverters, however, the 
choices of soft-switching circuit can be found with different circuit combination [34-40]. Although, 
zero-current switching is possible [41], most literature proposed zero-voltage-switching types 
including Auxiliary Resonant Commuted Pole (ARCP), coupled inductor with Zero-Voltage 
Transition (ZVT) and their combinations. Figure 1.10 shows an example of combining the ARCP 
and coupled-inductor ZVT techniques for a flying-capacitor 3-level inverter. 
The auxiliary switches x2T , x3T , x2D  and x3D  are used to assist the inner main switches 2T  and 
3T  to achieve soft-switching. With r23L  as coupled inductor, the bridge-type circuit formed by x2T , 
x3T , 2T  and 3T  forms a 2-level coupled-inductor ZVT. The basic principle of a 2-level ZVT can be 
found in [42-46] . For the outer main switches, the soft-switching relies on 1T , 4T , x1T , x4T , x1D  
and x4D , coupled inductor r14L  and split-capacitor pair 2C  to form an ARCP type soft-switching 
inverter. Detailed soft-switching circuit operation for inner and outer devices can be found in [34-
36]. 
 
 
1.6.3. Dual 2-level 3-phase cascade inverters 
In Figure 1.11, another interesting multilevel topology is implemented cascading two standard 
3-phase inverters with a six-wire open-end load in between [47-50]. It is equivalent to a 3-level 3-
phase converter which will require three insulated sources if it is implemented as cascade H-bridge. 
In this way, the required insulated sources are only two. Moreover, the converter is composed by 
wide commercialized and very reliable parts which make its implementation quite easy. It is well 
suited for automotive applications in which splitting the batteries bank is possible.  
A commercial DSP can easily drive this architecture which requires only six independent gate 
signals provided by microcontrollers designed for standard back-to-back applications.   
Unfortunately, the number of levels can not be increased because there is no way to cascade 
more than two 3-phase inverters. Furthermore, the insulation between the two sources is critical for 
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Figure 1.10: Zero-voltage-switching flying-capacitor inverter circuit. 
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the correct multilevel operation of the system because the common mode current flow must be 
avoided. 
In [47] a solution to cut off one sources is presented. However four auxiliary switches are 
needed to break the common mode current path when the applied voltage has a common mode 
component; obviously, the control became more sophisticated. Another possibility to avoid 
common mode current flow, when the inverter is fed by only one source, is presented in [49]. The 
modulation applies only 3-phase voltages with zero common mode. In this way the available output 
vectors coincide with the vertices of a hexagon, like for standard 3-phase inverters, but they are 
doubled: there is an augmentation of the delivered power, but the quality of the output does not 
better. 
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Figure 1.11: Dual 2-level 3-phase cascade converter. 
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Chapter 2  
Multilevel modulation 
2.1. Introduction 
2.1.1. General considerations 
In this chapter, several multilevel modulation strategies are discussed to introduce the reader in 
this charming world which is grooving more and more. The high number of switches composing a 
multilevel converter may lead to the conclusion that complex algorithms are necessary. Fortunately, 
all the modulation used for standard 2-level converters can be easily adapted to multilevel 
converters. 
The modulation algorithm used to drive the multilevel converter has to be aimed to give the 
voltage level required for each leg; the translation in the proper switches configuration is done by 
other algorithms which can be hardware or software implemented. For instance, an inverter 
application using a MPC converter can be considered; furthermore it is supposed that the output 
voltage level is given by an analogue multilevel PWM (Section 2.4). The modulating signals can 
not directly drive the switches because they are not logically compatible, but they can be considered 
like a ROM address and used to get back stored configurations. In this way, all the modulation 
algorithm presented in this chapter can be used in all multilevel applications. 
Actually, there are some modulation algorithms which produce outputs suited for particular 
multilevel topologies like the multi-carrier based PWM (Section 2.4) and the diode-clamped 
converters: in this case, the modulating signals are logically compatible with the required switches 
configuration which can be directly driven. 
Moreover, the selection among redundant configuration is not a duty of the modulation 
algorithm. First of all, the aim of redundant configurations must be defined for the application. 
After determining the voltage applied to the load, the control system can choose among all the 
possible configurations the best one to accomplish the defined purpose. The aims of redundant 
configurations choice are many: it is possible to balance capacitors charges, to improve the 
switching pattern, to balance the current flowing through the switches and so on. Nevertheless 
redundant configurations by them selves represent the same state of the converter and their choice 
must be secondary in the respect of applying the correct output voltage, even when it is critical.          
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2.1.2. Modulations classification 
There are several ways to classify modulation techniques; in [28] and [30] two possible ways are 
presented. Here, the way shown in [30] is adopted and graphically presented in Figure 2.1. The 
distinction between multilevel modulation and multilevel control has been done. Multilevel 
modulations are meant to produce an average output voltage proportional to the reference given by 
some external algorithm, while multilevel controls are meant to apply an output voltage calculated 
by them selves, like Multilevel Direct Torque Control (MDTC). 
The switching frequency can subdivide multilevel modulations into three classes: fundamental, 
mixed and high switching frequency. Fundamental switching frequency modulations produce 
switch commutations at output fundamental frequency and can be aimed to cancel some particular 
low frequency harmonic. In this class there are Space Vector Control (SVC) and selective 
harmonic elimination. In Space Vector Control (SVC) the complex plain is divided in several 
hexagonal zones defining the proximity of the reference to the nearest generable vector which is 
definitely applied. In selective harmonic elimination the output is a staircase wave with steps 
duration optimized to cancel the specified harmonics; however the number of harmonics which can 
be eliminated at the same time is proportional to the number of converter levels. Mixed switching 
frequency modulations are those in which switches commutate at different frequency, like hybrid 
multilevel modulation, and are particularly suited for hybrid converters: different cells can easily 
commutate at different frequencies. High switching frequency modulations are the adaptation of 
standard PWM to multilevels and they are meant to switch at very high frequency, about 10 to 20 
kHz. Among them, there are Space Vector PWM (SVPWM) and Phase Shifted PWM (PSPWM) 
and a subclass called level shifted PWM. Phase Opposition (PO), Opposition Disposition (OD) 
and Alternate Opposition Disposition (AOD) modulations belong to this last level. SVPWM is 
the extension of the standard 2-level Space Vector Modulation to a greater number of levels. In 
PSPWM several phase-shifted references are used to generate the control pulses. PO, OD and AOD 
exploit only one reference waveform which is compared with carries covering all the range of 
reference variation. The number of used carriers is equal to 1n − .        
 
Multilevel Modulation 
Fundamental Switching 
Frequency 
Mixed Switching 
Frequency 
High Switching 
Frequency  
Level Shifted 
PWM 
Multilevel Control 
 
Figure 2.1: Classification tree for multilevel modulations.
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2.2. Fundamental switching frequency modulations 
2.2.1. Space Vector Control (SVC) 
SVC, as the name suggests, is a vector modulation technique. In the complex plain, the possible 
vectors can be seen as vertices of a triangular grid. In Figure 2.2a) a single element of this grid, an 
equilateral triangle, is highlighted. Its medians drown in the figure posses a particular property: they 
subdivide the triangle in three zones defining the sets of points which are the nearest to one of the 
vertices. Drawing the medians of all the triangles of the grid creates hexagonal meshes centred in 
each vertex and determines the sets of points closest to each generable vector. 
In Figure 2.2b) the hexagonal meshes of a 5-level converter are shown together with all the 
equilateral triangles of the grid and a generic vector v . Surely the vector v  will lay in one of the 
hexagonal regions determining, in this way, its closest generable vector which has to be applied to 
the output. 
In a period of time, as in PWM cycle, SVC does not produce an output vector with the same DC 
value of the reference. This determines an error which is not compensated, but the aim of the 
modulation is to choose among all the generable vectors the one which minimizes it. If the 
reference is a vector rotating at a constant angular speed the output voltage waveform will be a 
symmetric staircase. 
This kind of modulation is particularly suited for multilevel converter with a high number of 
levels because the error made is getting smaller and smaller increasing the levels. So it is 
unnecessary to use a more complex modulation scheme involving the three vectors adjacent to the 
reference due to the high density of vectors the multilevel converter present when their number of 
levels is quite high. Obviously, SVC is definitely unreliable when it applied to a standard 2-level or 
even to a 3-level inverter because the ripple on the output voltage becomes unacceptable.  
Moreover, the switching frequency of each switch is equal to the fundamental, meaning reduced 
commutation losses and the possibility to apply this modulation even to slow devices like GTO for 
high power applications. 
The performances of this modulation are compared in [52] with a PWM technique asserting the 
good behaviour in terms of voltage THD using a 11-level three-phase inverter composed by five 
cascaded H-bridge for each leg. As presented in [53], SVC can be used to control even current 
source converters using current vectors instead of voltage ones.  
 
a) 
v
b) 
 
Figure 2.2: SVC principle for a 5-level converter: a) Proximity zones definition; b) Vector choice. 
 
 
42
2.2.2. Selective harmonic elimination 
In Figure 2.3 the output waveform of a 7-level selective harmonic elimination is shown. It is 
possible to define three switching angles in correspondence of the rising edges which describe 
univocally the wave due to its symmetrical properties. By Applying Fourier series analysis, the 
amplitude of any odd mth  harmonic of the stepped waveform can be expressed as (2.1), whereas the 
amplitudes of all even harmonics are zero. 
 
 ( )[ ]∑
=
απ=
3
1k
kkm mcosVm
4h . (2.1) 
 
In (2.1), kV  is the k
th level of DC voltage and kα is the kth switching angle. Considering a 
generic n-level converter, a generalization of (2.1) can be done and it is expressed in (2.2) with the 
same meaning of the symbols. 
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Obviously, all the switching angles must satisfy 2
πα...ααα n321 <<<<< . 
To minimize harmonic distortion and to achieve adjustable amplitude of the fundamental 
component, up to 1n −  harmonic contents can be removed from the voltage waveform. The 
selection of the switching angles is usually aimed to remove the most important low-frequency 
harmonics because the high frequency harmonics can be readily eliminated by an additional filter 
circuit. 
Accordingly to (2.2), to keep the number of eliminated harmonics constant, all switching angles 
must be less than 2π  because, if this condition is not satisfied, the proposed scheme will no longer 
exist. This is a heavy constrain upon the range of variation of the modulation index and it is getting 
more and more binding as the number of converters levels increases. For instance, in a 7-level 
equally-stepped waveform, the modulation index allowing the elimination of three harmonics can 
only vary between 0.5 and 1.05. To adopt the proposed scheme when the modulation indexes is 
above 0.5, it is necessary to reduce the number of removed harmonics, i.e. the levels used in the 
modulation are reduced from seven to five and so the switching angles will become only two. 
Consequently, the output THD will worsen. 
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Figure 2.3: Selective harmonic elimination output waveform of a 7-level converter. 
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 In [54, 55] is presented a generalization of selective harmonic elimination, a way to achieve a 
wide range of modulation index with minimized THD of the synthesized waveforms. The enhanced 
method for a 7-level converter is illustrated in Figure 2.4 in which the positive half-cycles are 
shown  with different modulation indexes. In this case the range of modulation index can be 
subdivided in three zones, such as high, medium and low. An output waveform with high 
modulation index is shown in Figure 2.4a). Whenever 3α  is greater than 2π , this waveform no 
longer exists. Therefore, the output waveform must eliminate one level without loosing degree of 
freedom: it is done as Figure 2.4b) shows for middle modulation indexes. Something similar will 
happen even for low modulation indexes, i.e. the output waveform looses another level when the 
computed switching angles are greater than 2π , as Figure 2.4c) illustrates. 
In general, a stepped waveform, which comprises n  switching angles, can be divided into n  
modulation index zones. By using this technique, low switching frequencies and minimized 
harmonic contents can be achieved even at low modulation indexes. (2.3) is a generalized 
expression for harmonic content for multilevel stepped waveform.  
 
 ( ) ( ) ( )[ ]nn2211m mcosV...mcosVmcosVm
4h α±±α±α±π= . (2.3) 
    
In (2.3) the positive sign implies the rising edge and the negative sign implies the falling edge of 
the waveform in correspondence of the considered switching angle. 
2.3. Mixed switching frequency modulations 
2.3.1. Hybrid multilevel modulation 
Hybrid multilevel converters may need different modulation strategies for the different stages 
composing them. For instance, a cascade H-bridge converter composed by one GTOs stage and one 
IGBTs stage may require two different switching frequencies, one for high-speed and one for low-
speed devices. In this way, the output waveform, being the sum of the single stage outputs, presents 
the two frequencies in its harmonic content. In [56, 57] a mixed frequency modulation is presented 
for the 5-level hybrid cascade H-bridge converter shown in Figure 2.5a). It is constituted of one 
IGBTs cell and one GTOs cell cascaded. The GTOs are rated for twice the voltage of IGBTs , so 
the total maximum voltage is 3E where E  is the DC bus voltage of the IGBTs cell. In this way the 
GTOs stage can supply up to 2E . 
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Figure 2.4: Enhanced selective harmonic 
elimination in a seven level converter. 
a) High modulation index; b) Medium 
modulation index; c) Low modulation 
index. 
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Figure 2.5b) and c) show, respectively, the reference and the output waveforms of the low-
frequency and the high-frequency stages in per unit referred to E . The low-frequency stage is 
modulated comparing the total reference with two fixed levels: +1 and -1 in per unit as depicted in 
Figure 2.6a). When the total reference *rV  is greater than 1 the GTOs bridge produces the maximum 
voltage, i.e. 2E . When the total reference is between 1 and -1, the GTOs bridge produces zero 
voltage. Finally, when the reference is lower than -1, the GTO output is 2E- . In this way the 
stepped output waveform shown in Figure 2.5d) is obtained. 
The high-frequency stage must compensate the error between the desired and the lo-frequency 
output. The high-frequency reference *r1V  is created subtracting the output if the low-frequency 
stage from the total reference as shown in the scheme of Figure 2.6c). The reference *r1V  is the input 
into a 3-level modulator shown in Figure 2.6b). The high-frequency reference and output are shown 
in Figure 2.5c). 
The sum of low-frequency and high-frequency outputs is the total output oV  shown in Figure 
2.5d) together to the total reference. 
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Figure 2.5: Hybrid modulation. a) hybrid converter; b) Low-frequency stage reference and 
output voltages; c) High-frequency stage reference and output voltages; d) Total 
reference and output voltages. 
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Figure 2.6: Hybrid modulation. a) Low-frequency modulation; b) High-frequency 
modulation; c) Total output voltage reconstruction.  
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This method is useful when the ratio between the DC bus voltages of the different stages is well 
defined. In the present application, the correct ratio is 1:2 because any total reference between 3 and 
-3 can be continuously generated. Indeed, if the IGBTs bridge DC bus voltage was 0.5E  and the 
GTOs bridge dc voltage was 2E , it would be impossible to generate a reference equal to E . 
The advantage of this modulation technique is the high power it allows to drive exploiting 
different kinds of devices. Moreover the output waveform presents a quite good THD even if it is 
composed by low-frequency harmonics. 
2.4. High switching frequency modulations 
2.4.1. Space Vector PWM (SVPWM) 
The high-frequency modulations involve the principle to generate an output voltage with the 
same mean value of the reference in a fixed period of time called cycle. Usually, the period is about 
66.6 – 50 μs because the correspondent switching frequency (15 – 20 kHz) is suitable for the 
commercial devices and is so high that human hearing can not hear it. 
The Space Vector PWM generate the output voltage as the weighted mean of the three vectors 
adjacent to the reference in the d-q plane. The weights, called duty-cycles, must be determined to 
obtain the desired output. In [58, 59] a way to implement the SVPWM is presented. In [58, 59] the 
modulation of a 7-level converter is studied. For the purpose of this dissertation, the same technique 
is proposed for a 5-level converter to be in agreement with the other paragraphs which are inherent 
to 5-level architectures. 
In Figure 2.7a) the space vectors generated by a 5-level converter are shown. The reference 
space vector is defined by (2.4), where av , bv  and cv  are the phase voltages of the converter. 
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The vectors can be subdivided into six major triangular sectors (I to VI) and the details of sector 
I are given in Figure 2.7b). The coordinates of the vector v  in the d-q plane are given by (2.5).  
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Figure 2.7: Space Vector PWM. a) Voltage vectors of 5-level converter; b) Space vector in the d-q 
plane; c) Space vectors in the 60° coordinate system. 
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The coordinate of all the space vectors of sector I can be seen in Figure 2.7b), assuming a unity 
DC supply voltage. The optimum solution to generate the reference is to apply the three nearest 
vectors; for instance, to generate the vector v  of Figure 2.7b) the vectors determining the triangle 
EFG must be applied. 
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The vector expressions given in (2.6) uses Cartesian coordinates and the way to manage 
Cartesian coordinate system to find reference position and duty-cycles will be show in (Section 
5.2.2); now the problem will be faced using 60° coordinate system as shown in Figure 2.7c). The 
relationship between Cartesian and 60° coordinate system is given by (2.7), where 2q
2
d vvv +=  
and ⎟⎟⎠
⎞
⎜⎜⎝
⎛=
d
q
v
v
atanθ  are the polar representation of the generic vector qd jvvv += , αv  and βv  are the 
coordinates in the new system.  
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The 60° coordinate system require the determination of the sector in which the vector lies before 
applying the transformation from Cartesian system, but it definitely simplifies the assessment of the 
triangle which includes the reference. Indeed, supposing that the reference vector is lying in triangle 
EFG like in Figure 2.7c), the coordinate of the vector Dv  will be used to determine its location. In 
60° reference these coordinates are: 
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The square brackets in (2.8) substitute round toward zero function, i.e. applying this function to 
the real number 1.75, it will be [ ] 175.1 = .  
 The coordinates of  Dv  indicate the reference vector lies in one of the two triangles highlighted 
in Figure 2.7c), DEF or EFG. In the respect of  Dv , the coordinates of the other vertices ( Ev , Fv  
and Gv ) are given by (2.9). 
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To further discriminate whether the reference vector is in triangle DEF or in EFG, the following 
criterion can be used: 
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After the determination of the vectors involved in the reconstruction of the output voltage v , 
their duty-cycles must be calculated using the volt-second balancing principle shown in (2.11).  
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In (2.11), v  is the reference voltage vector, Ev , Fv  and Gv  are the voltage defining the vertices 
of triangle EFG and Eδ , Fδ  and Gδ  are their duty-cycles. The first of (2.11) can be decomposed 
into α-axis and β-axis yielding to (2.12). 
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Substituting (2.9) in (2.12) and solving the system to determine Eδ , Fδ  and Gδ , the duty-cycles 
are determined. 
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Similarly, if the reference vector lied in triangle DEF, the duty-cycles Dδ , Eδ  and Fδ , for 
vectors Dv , Ev  and Fv , would be given by  
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Using only the last two sets of equations it is possible to determine duty-cycles for the vectors 
involved in the generation of the output. The equations are definitely simple and their 
implementation on a digital control system follows to be easy. Moreover, the presented algorithm 
does not depend on the number of converter levels. 
2.4.2. Phase shifted PWM (PSPWM) 
Phase shift PWM [57, 60, 61] involves the same principle of standard 2-level PWM to gate the 
switches using the comparison between two signals, reference and carrier, but exploit more than one 
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carrier to generate the driving signals. The required carriers, all with the same amplitude and 
frequency, depend on the number of levels: in a converter with n  levels, 1n −  carriers are 
necessary. As the name suggests, the carriers have to be displaced, shifting their phases. The phase 
shift can be done choosing any delay, but the minimum harmonic distortion of the output is 
achieved using the delay Δ  given by (2.15), where ST  is the switching period. 
 
 
1n
T
Δ S−= . (2.15) 
 
Figure 2.8a) shows the four carriers needed to drive a 5-level converter shifted with a delay 
equal to a quarter of ST . In the presented case, the reference is common for all the carriers even if 
there are some versions of PSPWM which involve more references [57, 61]. The comparison 
signals between each carrier and the reference are shown in Figure 2.8b) – e). 
Figure 2.8f) shows the output waveform generated as sum of all the comparison signals. In this 
way, the output switching frequencies results to be higher than carrier one. (2.16) gives, for a n-
level converter, the relationship between output and carrier switching frequencies, outf  and carf  
respectively.  
 
 ( ) carout f1nf −= . (2.16) 
 
Moreover, due to the particular disposition of the carriers, the output is generated switching 
among the two levels nearest to the reference. This is the reason why the chosen delay minimizes 
output harmonic content. 
This kind of modulation is particularly suited for cascade H-bridge because the comparison 
signals can directly drive converter switches [57, 61], while some hardware is necessary in between 
for other topologies. 
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Figure 2.8: Phase Shift PWM waveforms for 5-level converters in per unit. a) Carriers and reference; 
b) - e) Comparison signals; f) Output waveform.
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2.4.3. Level shifted PWM (LSPWM) 
Level Shifted PWMs [57, 60-64] use more carriers, with the same amplitude and frequency, but 
translated in level as pictures in Figure 2.9 show for a 5-level converter. The number of carriers 
needed to generate the driving signals for a n-level converter is the same as PSPWM, that is 1n − . 
There are three major kinds of LSPWMs depending on how the carriers are disposed. The most 
evident method, depicted in Figure 2.9a), is called Phase Disposition (PD). 
The interval of possible voltage reference values is subdivided into one zone for each carrier 
which modulates the output only when the reference belong to its zone. When the reference does 
not belong to a zone, associated carrier comparison output is fixed to high or low level: it is high 
when the reference is above the carrier, vice versa it is low when the reference is under the carrier. 
The comparison output, obtained in this way, and its negation can directly drive a couple of 
switches in diode-clamped. The sum of all the comparison outputs, shown in Figure 2.9b), is a 
signal proportional to the instantaneous required output level. 
The Phase Opposition Disposition (POD) uses the same translation of carriers as PD, but the 
carrier associated to negative levels are in opposition of phase as depicted in Figure 2.9c). Figure 
2.9d) shows the signal obtained as sum of comparison output signals. Even in POD this signals is 
proportional to the level required. 
The Alternative Phase Opposition Disposition (APOD), depicted in Figure 2.9e), has the 
carriers alternatively in phase or in opposition. Figure 2.9f) shows the output required by this kind 
of modulation. 
As it can be seen comparing Figure 2.9b), d) and f), the difference among these three LSPWMs 
is related to the symmetry of the output they produce. Indeed, POA and APOD have odd symmetry, 
while PD positive half-wave can be mirrored and translated to coincide with the negative one. 
Each switch commutates at the carrier frequency only when the reference belong to the zone 
related. Otherwise the switch is hold, but the converter is still commutating. This means that the 
switching frequency of the converter is equal to the carrier frequency ( carf ), but the average 
switching frequency of the single switch ( swf ) is lower and, for a n-level converter, it is given by 
(2.17). 
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Figure 2.9: Level Shifted PWM carriers and 
reference for a 5-level converter. a), b) 
Phase Disposition (PD); c), d) Phase 
Opposition Disposition (POD); e), f) 
Alternative Phase Opposition Disposition 
(APOD).   
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Anyway, the carrier frequency has to be suited for the characteristics of the chosen switch, so 
LSPWMs do not really allow  to increase the output frequency as PSPWM does. 
In some application like hybrid multilevels (Figure 2.10a)), the converter can be implemented 
using different types of switch, with different performances regarding maximum born voltage and 
switching frequency [61]. In theses cases the carriers can have different frequencies and amplitudes 
as shown in Figure 2.10b). The carriers with high frequency and low amplitude are associated to the 
fast switches, while the other carriers drive the slow ones. In Figure 2.10c), the output is shown and 
the different amplitudes and frequencies, attributable to the different carries for the two bridges, are 
evident.  
2.5. Multilevel Direct Torque Control (MDTC) 
2.5.1. Direct Torque Control Principle 
To conclude the chapter about the modulation strategies Multilevel Direct Torque Control is 
presented. All the modulations described above can work without knowing the nature of the system, 
that is it is not necessary to know the property of the load: when the reference is determined, the 
modulation algorithm can apply it. In DTC the reference to be applied is directly calculated from 
the equation of the load, usually an Induction Motor (IM), but even a Permanent Magnet 
Synchronous Machine (PMSM). In [65-68] there is a good explanation of DTC principles related 
to a standard 3-phase 2-level Voltage Source Inverter (VSI). In the following, a short description 
of DTC is presented, just to introduce to its extension to multilevel VSI. 
Considering Park transform of IM equations, it is possible to write (2.18), where sϕ  is the stator 
flux, sv , si  and sR  are the stator voltage, current and resistance respectively. 
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Figure 2.10: Hybrid cascaded H-bridge using PD with different carrier frequencies. a) Converter 
topology; b) Carriers and reference; c) Output. 
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 ssss iRvdt
d −=ϕ . (2.18) 
 
Ignoring the contribution of the current, which can be considered small in the respect of the 
stator voltage, the variation of stator flux can be ascribed all to the voltage applied. So, a 
proportional relationship between flux variation and voltage in a given cycle CT  can be found by 
discretizing (2.18).  
 
 sCs vTΔ ≈ϕ . (2.19) 
 
Analyzing the equation binding the stator and rotor fluxes ( sϕ  and rϕ ) to the torque ( eT ), it is 
possible to find that an augmentation of the angle between fluxes ( srϑ ) means an augmentation of 
torque, as (2.20) shows, where M , sσL  and p  are the mutual inductance, the leakage inductance 
and number of poles respectively. 
 
 ( ) ( )srrs2se sinσL
M
2
p
2
3T ϑϕϕ= . (2.20) 
 
From low pass filter relationship between stator and rotor fluxes it can be assumed that a fast 
variation of the stator flux angular speed will reflect in an increment of the angle srϑ , as Figure 2.11 
schematically shows. So, imposing a particular stator voltage, it is possible to control either the 
stator flux amplitude and the torque. The vector sCs vTΔ ≈ϕ  can be decomposed in the component 
parallel and perpendicular to the stator flux; the parallel component modifies the stator flux 
amplitude while the perpendicular component controls the torque.  
2.5.2. Application of DTC to multilevels 
The DTC algorithm can even be applied to multilevel VSI exploiting more than the eight vectors 
available in standard DTC. Lots of algorithms have been proposed to extend DTC concept to 
multilevel converters [69-71]. The differences among the algorithms concern several aspects of the 
system,  like the voltage selection schemes, the exploitation of the topology implemented, the 
control regulators, etc. 
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Figure 2.11: DTC Principles: vector representation of the stator an rotor fluxes during a sample 
interval TC. 
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For the purpose of this dissertation, the implementation given in [71] is shortly examined 
applying it to a 5-level converter, to be in agreement with the previous descriptions. In Figure 
2.12a) all the possible vectors generable by a 5-level converter are depicted as the vertices of the 
triangular grid. In particular the position of the stator flux is assumed to be given by the vector sϕ  
which is lying in the highlighted hexagon. The control strategy must choose among the vectors 
nearest to flux the one which cancels torque and flux errors. These vectors are drawn in red in 
Figure 2.12b) and they were given a name: 1v , 2v , 3v , 4v , 5v  and 6v . Accordingly to standard 
DTC technique, the vector minimizing torque contribution (i.e. 2v  and 5v ) are not used. 
The other four vectors can be used exploiting their properties above torque and flux. The vector 
1v  is used to increase the flux and to decrease the torque; applying 3v  both flux and torque 
increase;  4v  has opposite effects than 1v  and 6v  is used when both flux and torque have to be 
decreased. 
The DTC principle is very simple and lead to a fast executing algorithm, even if the 
determination of flux position inside each triangle can be a very hard job for the microcontroller due 
to the big number of calculation needed to manage all the triangular zones the grid created. 
In Figure 2.13 is shown the control scheme adopted in [37]. The scheme is aimed to control the 
switching frequency calculating the delay in the application of the new configuration which will 
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Figure 2.12: Multilevel DTC. a) Vectors generated by a 5-level converter and reference; b) Zoom of 
the area near to the reference and the six vectors which can be applied.  
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ensure zero torque error in the following sampling period imposing one commutation per cycle. The 
joint-phase and the intra-phase redundancies can ensure the control of correct operation of the 
system, for instance, keeping constant the capacitor voltage. Obviously, there are several ways to 
use the great number of vectors and redundant configurations multilevel converters can generate.    
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Chapter 3  
Dual 2-level inverter 
3.1. Introduction 
3.1.1. Topology description 
In Section 1.6.3 the dual 2-level inverter has been shortly introduced presenting the topology 
shown in Figure 3.1. This topology consists of two standard 3-phase 2-level inverters with AC sides 
connected to the same 3-phase open-end 6-wire load and the DC sides connected to two different 
voltage sources. It could be said that the dual 2-level inverter is a derivation of the 3-level cascade 
H-bridge like standard 3-phase inverter is for the single-phase converter: in both cases the strong 
bond among the phases is exploited to reduce the number of required components.  
Moreover, in Figure 3.2 two topologies exploiting one single source are shown. In Figure 3.2a) 
the series configuration is obtained splitting the single source through the two capacitors feeding the 
inverters. Similarly, the parallel connection in Figure 3.2b) has DC busses parallel connected to the 
same source. 
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Figure 3.1: Dual 2-level inverter with two sources. 
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Independently of the configuration, this converter is implemented using two standard 3-phase 
inverters. The advantage of this choice is the great availability and the high reliability of the 
components because they are standards wide commercialized. Moreover, some integrated solution 
is available for low rated system like the IRAMS10UP60 produced by International Rectifier. 
The single-source configurations present the evident advantage to easily substitute a previous 
converter in an existent system because they require a single DC bus. Anyway, they have a serious 
drawback. Due to their topology, common mode current can flow through the load. The effect of 
common mode current flow is different in series and parallel configurations. In the first case, the 
current flowing into the load leads to the unbalance of the capacitor voltages: one of them will 
discharge to zero voltage while the other one will reach DC bus voltage. This means that the 
converter will work like a standard 2- level 3-phase inverter after the transient time which is quite 
short. On the other hands, in  parallel configuration, the common mode current flowing into the load 
increases the RMS value of the phase current without any contribution to the delivered power. 
The two-sources topology has been implemented in a reduced scale and in a full scale size. The 
reduced scale, shown in Figure 3.3a), is rated 48V DC bus voltage and 10A RMS phase current, 
while the full scale, Figure 3.3b), is rated 180V DC bus voltage and 220A RMS phase current. The 
theoretical approach presented in the following chapter mainly concerns implemented topology, but 
it can be easily adapted to the other two.   
3.1.2. Applications 
There are at least two applications in transport where the capability to supply an electric motor 
by using two separate sources could be of a great interest in the next future. The first one concerns 
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Figure 3.2: Dual 2-level inverter with one source. a) Series configuration; b) Parallel configuration. 
 
 a) b)  
Figure 3.3: Pictures of power stages. a) Reduced scale (48V, 10A); b) Full scale (180V, 220A). 
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battery powered electric vehicles. The second one is related to hybrid thermal-electric powertrains 
which are under development for both automotive and ship propulsion. 
The battery powered electric vehicles such as electric fork lift trucks and industrial trucks in the 
power rating lower than 20kW represent more than half of the market and are frequently preferred 
to thermal engine vehicles for the undeniable economical and environmental advantages inherent in 
the electric traction. 
In modern battery powered industrial electric vehicles, the standard solution for traction system 
is given by a 2-level inverter feeding a 3-phase induction motor. The inverter is supplied by a bank 
of standard lead acid batteries, often at very low voltage (<100V) for safety reasons. With this 
solution it is quite difficult to realize an AC drive for a power rating higher than 20kW, due to the 
high cost of the resulting high-current semiconductor power switches of the inverter. This problem 
limits the expansion of AC drive and, consequently, the penetration of electric vehicles on this 
market. 
Several solutions have been proposed in order to reduce the current rating of the power 
switches. The 6-phase machine supplied by a 6-phase inverter [72-75] allows sizing the power 
switches at half the rated current of an equivalent 3-phase scheme, but requires the implementation 
of a 6-phase machine. The multi-phase drive solution with 7 or more phases further reduces the 
power sizing of the converter legs, increases the reliability of the drive, but requires special machine 
design and complex control hardware [76]. 
An interesting solution is given by the use of a multilevel inverter, which is implemented with 
semiconductor devices having a voltage rating lower than the voltage applied to the motor. Several 
topologies of multilevel converters have been proposed for low voltage applications in the previous 
chapters. Among these, the dual 2-level inverter can be conveniently used with a battery supply, due 
to the simplicity to obtain two electrically separated DC sources. The basic scheme of this specific 
application is given in Figure 3.4a). 
An important feature of the dual 2-level inverter, presented in this chapter, is the capability to 
regulate the power sharing between the two sources yielding to an optimal control of the charge 
level of the two battery banks. 
The second application regard hybrid powertrains which are developed, in series configuration, 
for the thermal-electric traction system of heavy vehicles (industrial vehicles, trains, busses, etc…) 
and for the thermal-electric ship propulsion. 
An attractive solution for hybrid powertrains could be implemented using the dual 2-level 
inverter as it is represented in Figure 3.4b). This scheme is based on the use of two diesel-generator 
units supplying the two inputs of the dual 2-level inverter connected to the motor. In this system the 
two generating units are controlled in order to operate always with the best efficiency with the 
respect of the power demanded by the electric motor connected to the vehicle wheels or to the ship 
screw. This is made possible by using the dual 2-level inverter power sharing feature. A very 
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Figure 3.4: Basic schemes using dual 2-level inverter. a) Battery powered electric system; b) diesel-electric 
propulsion system. 
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interesting characteristic of this system is the capability to operate at high efficiency in the low 
power range (less than 50%). In fact, the multilevel converter can be supplied from a single side, 
keeping off one diesel engine. This work condition yields to a reduced fuel consumption.   
3.2. Analysis of the system 
3.2.1. Generable voltage vectors 
The dual 2-level inverter is composed by twelve switches driven dually in couples to avoid 
source shortcuts. This means that the possible states of the system, called configurations, depend 
on six variables which give the state of each leg. These variables can assume only two values and so 
the number of all the allowed configurations confN  is given by (3.1). 
 
 642N 6conf == . (3.1) 
 
In this converter it is quite difficult to identify one phase, cut it off from the system and make it 
work similarly. This means it is difficult to analyse a part of the converter taken out from the rest 
due to the strong bond among the phases. It is not possible to distinguish between intra-phase and 
joint-phase redundancies. Anyway, among the 64 configurations there are a lot of redundant 
situations. Indeed, as it will be shown in the following, the dual 2-level inverter can generate only 
18 active vectors and 1 null vector. To prove this, the system depicted in Figure 3.5 is considered. It 
is the dual 2-level inverter feeding a 6-wire open-end load. There are two sources and they are 
supposed to be equal. In Figure 3.5, the directions used for voltage reference are even shown. The 
two inverters composing the converter produce two different systems of line-to-line voltages clearly 
labelled in the picture by { 12Av , 23Av , 31Av } and { 12Bv , 23Bv , 31Bv }. Independently of the DC bus 
connection, the load phase voltages 1v , 2v  and 3v  can be related to line-to-line voltages by using 
(3.2). 
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Given both line-to-line voltages sets { 12Av , 23Av , 31Av } and { 12Bv , 23Bv , 31Bv }, imposed by the 
two inverters respectively, the system represented in (3.2) is undefined because the three equations 
E E
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Figure 3.5: Dual 2-level inverter with two sources. Phase and line-to-line voltages for both inverters. 
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are linear dependent. Moreover, in case of two independent sources and linear balanced load, the 
load phase common mode voltage is zero. 
   
 0vvv 321 =++ . (3.3) 
 
Considering (3.3), the system in (3.2) can be rearranged in the form expressed by (3.4). 
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For each set of line-to-line voltages, a related system of phase voltages can be defined. Among 
all the possible phase voltage sets, the one having a zero sum can be chosen. The desired sets of 
phase voltages { 1Ae , 2Ae , 3Ae } and { 1Be , 2Be , 3Be } are given by (3.5). 
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Introducing (3.5) in (3.4), (3.6) are obtained. 
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Figure 3.6: Generable vectors in d-q plane. a) and b) Vectors generated by standard 2-level 3-phase 
inverters; c) Vectors generated by the dual 2-level inverter. 
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Park transform can be applied to the system given in (3.6) without caring for the common mode 
voltage. Being Ae  and Be  the complex vectors associated to the phase voltage systems defined in 
(3.5), (3.7) gives the complex vector v  related to the load phase voltages, exploiting the linearity of 
the operator.   
 
 BA eev −= . (3.7) 
 
Both vectors Ae  and Be can assume all the values defined by the allowed configurations of a 
standard 2-level 3-phase inverter can assume. It is well known that these configuration are 8, in 
particular there are 6 active vectors and 1 null vector as depicted in Figure 3.6a) and b). In Figure 
3.6c) all the vectors generable by the dual 2-level inverter are shown as vertices of the triangular 
grid. They are given by the vector subtraction of the vector generated by each inverter. By another 
point of view, they can be seen as the vector generated by one inverter whose reference frame is 
translated by the vector applied by the other inverter. 
The amplitude of the base vector bv  depends on the choice made for the coefficient of Park 
transform; in the hypothesis that 32  has been chosen, the amplitude of the base vector is given by 
(3.8). 
 
 E
3
2vb = . (3.8) 
 
The generable vector with the greatest amplitude is twice the base vector. With this information, 
the determination of maximum rotating vector amplitude is possible Considering Figure 3.7, the 
maximum amplitude for a rotating vector is geometrically given by the length of the segment AO . 
Being the triangle ABO right, the cathetus AO , which is equal to the amplitude of the maximum 
rotating vector MRv , can be easily found: 
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Figure 3.7: Maximum rotating vector determination. 
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A similar discussion can be done for dual 2-level inverter fed by a single source. Obviously, the 
common mode current will flow in the system, so load common mode voltage will not be zero even 
when the load is balanced and linear. This has to be taken into account by the modulation and will 
be described in Section 3.2.3.   
3.2.2. Relationship between leg states and voltage vectors 
In the previous section, the vectors generated by the dual 2-level inverter were found out 
analyzing the 3-phase systems composing it. The converter is composed by six legs, each one can 
assume two states,: high or low. 
A state function can be defined to describe the state of each leg. The state function xs  is a real 
function where the subscript x identifies a specific leg as Figure 3.8 shows. It is useful to assume xs  
is equal to 1 when the state of the leg is high, i.e. the leg output voltage is equal to the battery 
voltage. Otherwise xs  is equal to 0 when the leg output voltage is zero. Defining the state function 
in this way it is easy to find a relationship between the state of each leg ( 1As , 2As , 3As , 1Bs , 2Bs  and 
3Bs ) and the respective output voltage ( 1Ae , 2Ae , 3Ae , 1Be , 2Be  and 3Be ). These relationships are 
given by (3.10). 
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Park transform can be applied to these two sets of equation, and the complex vectors Ae  and Be  
will be found. In (3.11) it is assumed to be 
π
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Even the common mode voltages 0Ae  and 0Be , associated to the complex vectors, can be found. 
They are given by (3.12). 
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Figure 3.8: Leg states in a dual 2-level inverter. 
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Substituting (3.10) in (3.11), the relationship between the states of the legs of each inverter and 
its output voltage vector is found: 
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In (3.13), the terms into round brackets, together to the coefficients at their left, are the Park 
transform of the two inverter leg state sets As  and Bs . Considering (3.7), the load phase voltage 
vector v  can be expressed using the states of both inverters.  
 
 ( )BABA ssEeev −=−= . (3.14) 
 
The equation just presented can be expanded substituting to As  and Bs  their dependency on the 
leg states. This will bring to (3.15). 
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Equation (3.15) deserves an explanation because it contains the passage from the point of view 
of two separated inverters to the one of a single converter. The vector v  is considered as function of 
all the six states subdivided by their belonging to one inverter or the other. Then the corresponding 
phases on the inverters are coupled and the states of the whole converter legs 1s , 2s  and 3s  are 
found. Finally, the passage from these states to the single complex number s  representing them has 
been done. 
Because the single inverter leg states can assume two values (0 and 1), the whole converter leg 
states can be equal to -1, 0 and 1. There is an evident redundancy when the whole converter state is 
zero because it can derive from two different situations as Table 3.1 shows.   
 xAs  xBs  xs   
 1 1 0  
 1 0 1  
 0 1 -1  
 0 0 0  
 Table 3.1: States of each inverter versus leg sate of the whole converter  
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The effect of these redundancies can be seen considering the number of all the possible 
combinations of the whole converter leg states. This number is 27 which is obviously less than the 
number of possible configurations but it gives some information about the intra-phase and the joint-
phase redundancies of the converter. All the redundancies internal to the whole converter leg state 
can be considered intra-phase. Instead the redundancies inside the 27 combinations just found are to 
be considered as joint-phase. 
In Table 3.2 all the 27 combinationss are shown and the output voltage vector they produce is 
decomposed in d-q axes and in polar coordinates. Both the Cartesian coordinates and the amplitude 
of the output vector are given in per unit in the respect of the factor E32 . Moreover in Table 3.2 the 
redundant vectors are highlighted by different colours. It can be noticed that the null vector can be 
done using three different combinations of whole converter leg states. Other redundancies are 
related to the vector of amplitude E32 , which can be generated in two different ways. The last 
column of the table shows the name which univocally identifies each vector. It is to be compared to 
Figure 3.10 showing all the active vectors in d-q plane and their identification numbers. In this 
picture, the joint-phase redundancies are highlighted by the whole converter leg states written in 
grey background: some vectors are generated by more than one combination. 
States Characteristics 
1s  2s  3s  dv  qv  v  θ  
Vector 
number 
1 1 1 0,000 0,000 0 N.A. 0 
1 1 0 0,500 0,866 1 60° 2 
1 1 -1 1,000 1,732 2 60° 14 
1 0 1 0,500 -0,866 1 -60° 6 
1 0 0 1,000 0,000 1 0° 1 
1 0 -1 1,500 0,866 1,732 30° 7 
1 -1 1 1,000 -1,732 2 -60° 18 
1 -1 0 1,500 -0,866 1,732 -30° 12 
1 -1 -1 2,000 0,000 2 0° 13 
0 1 1 -1,000 0,000 1 180° 4 
0 1 0 -0,500 0,866 1 120° 3 
0 1 -1 0,000 1,732 1,732 90° 8 
0 0 1 -0,500 -0,866 1 -120° 5 
0 0 0 0,000 0,000 0 N.A. 0 
0 0 -1 0,500 0,866 1 60° 2 
0 -1 1 0,000 -1,732 1,732 -90° 11 
0 -1 0 0,500 -0,866 1 -60° 6 
0 -1 -1 1,000 0,000 1 0° 1 
-1 1 1 -2,000 0,000 2 180° 16 
-1 1 0 -1,500 0,866 1,732 150° 9 
-1 1 -1 -1,000 1,732 2 120° 15 
-1 0 1 -1,500 -0,866 1,732 -150° 10 
-1 0 0 -1,000 0,000 1 180° 4 
-1 0 -1 -0,500 0,866 1 120° 3 
-1 -1 1 -1,000 -1,732 2 -120° 17 
-1 -1 0 -0,500 -0,866 1 -120° 5 
-1 -1 -1 0,000 0,000 0 N.A. 0 
Table 3.2: The 27 possible configurations accordingly to the whole converter phase 
states. The value of the module and the projections on d-q axes have to be 
multiplied by the factor 2/3 E. 
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Similar considerations can be done about the redundant configurations of the whole converter. 
Table 3.3 shows output vectors produced by the dual 2-level inverter considering all the possible 
configurations of the six leg states. 
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Figure 3.9: Voltage vectors produced by the dual 2-level inverter. a) Voltage vectors produced by 
inverter A; b) Voltage vectors produced by inverter B in reverse notation; c) Voltage vector 
produced by the whole converter.  
 q 
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Figure 3.10: Vectors produced by dual 2-level inverter: identification numbers and 
whole converter leg states. 
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The null vector is given by nine configurations. Comparing Table 3.2 and Table 3.3, it can be 
seen that seven intra-phase redundancies are related to the null output vector deriving from 1s , 2s  
n s1A s2A s3A s1B s2B s3B vd vq v θ° v1 v2 v3 e0 Num.
0 0 0 0 0 0 0 0,00 0,00 0,00 N.A. 0,0 0,0 0,0 0 0 
1 0 0 0 0 0 1 0,50 0,87 1,00 60 0,5 0,5 -1,0 -1 2 
2 0 0 0 0 1 0 0,50 -0,87 1,00 -60 0,5 -1,0 0,5 -1 6 
3 0 0 0 0 1 1 1,00 0,00 1,00 0 1,0 -0,5 -0,5 -2 1 
4 0 0 0 1 0 0 -1,00 0,00 1,00 180 -1,0 0,5 0,5 -1 4 
5 0 0 0 1 0 1 -0,50 0,87 1,00 120 -0,5 1,0 -0,5 -2 3 
6 0 0 0 1 1 0 -0,50 -0,87 1,00 -120 -0,5 -0,5 1,0 -2 5 
7 0 0 0 1 1 1 0,00 0,00 0,00 N.A. 0,0 0,0 0,0 -3 0 
8 0 0 1 0 0 0 -0,50 -0,87 1,00 -120 -0,5 -0,5 1,0 1 5 
9 0 0 1 0 0 1 0,00 0,00 0,00 N.A. 0,0 0,0 0,0 0 0 
10 0 0 1 0 1 0 0,00 -1,73 1,73 -90 0,0 -1,5 1,5 0 11 
11 0 0 1 0 1 1 0,50 -0,87 1,00 -60 0,5 -1,0 0,5 -1 6 
12 0 0 1 1 0 0 -1,50 -0,87 1,73 -150 -1,5 0,0 1,5 0 10 
13 0 0 1 1 0 1 -1,00 0,00 1,00 180 -1,0 0,5 0,5 -1 4 
14 0 0 1 1 1 0 -1,00 -1,73 2,00 -120 -1,0 -1,0 2,0 -1 17 
15 0 0 1 1 1 1 -0,50 -0,87 1,00 -120 -0,5 -0,5 1,0 -2 5 
16 0 1 0 0 0 0 -0,50 0,87 1,00 120 -0,5 1,0 -0,5 1 3 
17 0 1 0 0 0 1 0,00 1,73 1,73 90 0,0 1,5 -1,5 0 8 
18 0 1 0 0 1 0 0,00 0,00 0,00 N.A. 0,0 0,0 0,0 0 0 
19 0 1 0 0 1 1 0,50 0,87 1,00 60 0,5 0,5 -1,0 -1 2 
20 0 1 0 1 0 0 -1,50 0,87 1,73 150 -1,5 1,5 0,0 0 9 
21 0 1 0 1 0 1 -1,00 1,73 2,00 120 -1,0 2,0 -1,0 -1 15 
22 0 1 0 1 1 0 -1,00 0,00 1,00 180 -1,0 0,5 0,5 -1 4 
23 0 1 0 1 1 1 -0,50 0,87 1,00 120 -0,5 1,0 -0,5 -2 3 
24 0 1 1 0 0 0 -1,00 0,00 1,00 180 -1,0 0,5 0,5 2 4 
25 0 1 1 0 0 1 -0,50 0,87 1,00 120 -0,5 1,0 -0,5 1 3 
26 0 1 1 0 1 0 -0,50 -0,87 1,00 -120 -0,5 -0,5 1,0 1 5 
27 0 1 1 0 1 1 0,00 0,00 0,00 N.A. 0,0 0,0 0,0 0 0 
28 0 1 1 1 0 0 -2,00 0,00 2,00 180 -2,0 1,0 1,0 1 16 
29 0 1 1 1 0 1 -1,50 0,87 1,73 150 -1,5 1,5 0,0 0 9 
30 0 1 1 1 1 0 -1,50 -0,87 1,73 -150 -1,5 0,0 1,5 0 10 
31 0 1 1 1 1 1 -1,00 0,00 1,00 180 -1,0 0,5 0,5 -1 4 
32 1 0 0 0 0 0 1,00 0,00 1,00 0 1,0 -0,5 -0,5 1 1 
33 1 0 0 0 0 1 1,50 0,87 1,73 30 1,5 0,0 -1,5 0 7 
34 1 0 0 0 1 0 1,50 -0,87 1,73 -30 1,5 -1,5 0,0 0 12 
35 1 0 0 0 1 1 2,00 0,00 2,00 0 2,0 -1,0 -1,0 -1 13 
36 1 0 0 1 0 0 0,00 0,00 0,00 N.A. 0,0 0,0 0,0 0 0 
37 1 0 0 1 0 1 0,50 0,87 1,00 60 0,5 0,5 -1,0 -1 2 
38 1 0 0 1 1 0 0,50 -0,87 1,00 -60 0,5 -1,0 0,5 -1 6 
39 1 0 0 1 1 1 1,00 0,00 1,00 0 1,0 -0,5 -0,5 -2 1 
40 1 0 1 0 0 0 0,50 -0,87 1,00 -60 0,5 -1,0 0,5 2 6 
41 1 0 1 0 0 1 1,00 0,00 1,00 0 1,0 -0,5 -0,5 1 1 
42 1 0 1 0 1 0 1,00 -1,73 2,00 -60 1,0 -2,0 1,0 1 18 
43 1 0 1 0 1 1 1,50 -0,87 1,73 -30 1,5 -1,5 0,0 0 12 
44 1 0 1 1 0 0 -0,50 -0,87 1,00 -120 -0,5 -0,5 1,0 1 5 
45 1 0 1 1 0 1 0,00 0,00 0,00 N.A. 0,0 0,0 0,0 0 0 
46 1 0 1 1 1 0 0,00 -1,73 1,73 -90 0,0 -1,5 1,5 0 11 
47 1 0 1 1 1 1 0,50 -0,87 1,00 -60 0,5 -1,0 0,5 -1 6 
48 1 1 0 0 0 0 0,50 0,87 1,00 60 0,5 0,5 -1,0 2 2 
49 1 1 0 0 0 1 1,00 1,73 2,00 60 1,0 1,0 -2,0 1 14 
50 1 1 0 0 1 0 1,00 0,00 1,00 0 1,0 -0,5 -0,5 1 1 
51 1 1 0 0 1 1 1,50 0,87 1,73 30 1,5 0,0 -1,5 0 7 
52 1 1 0 1 0 0 -0,50 0,87 1,00 120 -0,5 1,0 -0,5 1 3 
53 1 1 0 1 0 1 0,00 1,73 1,73 90 0,0 1,5 -1,5 0 8 
54 1 1 0 1 1 0 0,00 0,00 0,00 N.A. 0,0 0,0 0,0 0 0 
55 1 1 0 1 1 1 0,50 0,87 1,00 60 0,5 0,5 -1,0 -1 2 
56 1 1 1 0 0 0 0,00 0,00 0,00 N.A. 0,0 0,0 0,0 3 0 
57 1 1 1 0 0 1 0,50 0,87 1,00 60 0,5 0,5 -1,0 2 2 
58 1 1 1 0 1 0 0,50 -0,87 1,00 -60 0,5 -1,0 0,5 2 6 
59 1 1 1 0 1 1 1,00 0,00 1,00 0 1,0 -0,5 -0,5 1 1 
60 1 1 1 1 0 0 -1,00 0,00 1,00 180 -1,0 0,5 0,5 2 4 
61 1 1 1 1 0 1 -0,50 0,87 1,00 120 -0,5 1,0 -0,5 1 3 
62 1 1 1 1 1 0 -0,50 -0,87 1,00 -120 -0,5 -0,5 1,0 1 5 
63 1 1 1 1 1 1 0,00 0,00 0,00 N.A. 0,0 0,0 0,0 0 0 
Table 3.3: Switches configurations and related output voltage vectors (in p.u.). 
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and 3s  equal to zero. Each one of the other two combinations producing null output are given by a 
single configuration. Each one of the six shortest vectors is obtained using six different 
configurations. The middle vectors, which are univocally determined by the whole converter leg 
states, are given by two different configurations. A single configuration still gives each one of the 
six longest vectors. 
Figure 3.9a) and b) show the vectors produced by each configuration of inverter A and inverter 
B respectively. Figure 3.9b) depicts the voltage vectors in reverse notation to make the sum in 
(3.14) easier. Reverse notation means that drawn voltage vectors for inverter B include the minus 
appearing in the equation, so all the subtractions are transformed in sums. Figure 3.9c) shows the 
vectors generated by the dual 2-level inverter. In the picture all the configurations generating a 
specific vector are written near it. The backgrounds of these configurations are in different colours 
classifying the vectors on the basis of their length: null, short, middle and long. Obviously, for the 
reasons explained above, there is a relationship between the redundancies and the length of the 
vectors, so the different colours even identify the number of configuration giving each vector.  
3.2.3. Common mode voltage 
To conclude the analysis of the dual two level inverter, some considerations about common 
mode voltage and its effect on the voltage between the negative pole of DC busses, AO  and BO , 
can be done. Referring to Figure 3.11, Kirchhoff’s voltage law applied to the close path of each 
phase gives (3.16). 
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Summing all the equation and introducing the common mode component given by (3.12), the 
following equation is obtained. 
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Applying Gauss theorem to the dashed line drawn in Figure 3.11, it can be noticed that the sum 
of the three load currents ( 1i , 2i  and 3i ) must be zero. In case of symmetrical and linear load, even 
the sum of the load phase voltage must be zero: i.e. the load phase common mode voltage 0v  is 
zero. In this way, (3.17) can be simplified. 
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Figure 3.11: Common mode voltage. Gauss theorem applied to the dual 
2-level inverter: two insulated sources assure that the sum of load 
currents is zero. 
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 00B0ABA eeev =−= . (3.18) 
 
The meaning of (3.18) is simple: the common mode voltage produced by the converter (i.e. the 
difference between the common mode voltages each inverter produces) is compensated by the 
voltage fluctuation of DC busses negative poles. In this way, the common mode voltage which 
avoid the load phase common mode current flow, is obtained. The 15th column of Table 3.3 gives 
the value of common mode voltage each configuration produces. It can be seen that 0e  can assume 
values between 3 and -3 referred to the DC bus voltage. 
Common mode voltage is not a problem when the sources are insulated, but in the topologies 
with a single source some precaution has to be taken in order to avoid common mode current flow. 
Among all the various ways to minimize the common mode current, the simplest is to put a 
common mode reactance in series to the load as Figure 3.12 explains. 
The common mode reactance is a 3-phase reactive component which maximizes its reactance at 
the common mode sequence. In this way, the electrical circuit related to the common mode current 
has high impedance. The main drawback of this method is to require a quite expensive additional 
component which is not present in common applications. Anyway a 3-phase transformer can be 
used as common mode reactance in applications including it. The primary windings are fed by the 
dual 2-level inverter while the secondary windings are star connected to avoid common mode 
current flow. 
Other solutions have been studied in literature regarding particular modulation strategies 
avoiding the instantaneous common mode voltage. One of them, presented in [49], can be shortly 
described as follow. Considering Table 3.3, it can be seen that some configurations produce zero 
 
 
Figure 3.12: Common mode reactance in series to the load to 
avoid common mode current flow.
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Figure 3.13: Vectors produced by 3-phase inverter divided in four 
families on the basis of related common mode voltage. 
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common mode voltage: this happens because the common mode voltage of both inverters are equal. 
For one 3-phase inverter produced vectors can be classified in four families on the basis of 
related common mode voltage. In Figure 3.13 the configurations of a standard 3-phase inverter, 
producing the same common mode voltage, are drawn in the same colour with the notation used for 
inverter H. If both inverters produce output vectors belonging to the same family, common mode 
voltage will be zero due to (3.18). 
In the respect of this bond, the configurations the dual 2-level inverter can assume are 20, 
among them 12 produce an active vector and 8 the null one. Unfortunately, the 12 configurations 
related to active vectors are redundant and only six different vectors can be output. These six 
vectors are depicted in Figure 3.14 in which they are compared to the outputs of the dual 2-level 
inverter without any bonds It can be seen that the six active vectors are disposed as vertices of a 
hexagon. This hexagon resembles the standard 3-phase inverter locus, but it is larger and 30° 
rotated. The maximum rotating vector which can be produced is given by (3.19) accordingly with 
Figure 3.14. 
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An interesting comparison can be done among the active powers CMBP , P  and 3PP  delivered by 
a dual 2-level inverter modulated with and without bonds and a standard 3-phase 2-level inverter 
respectively. Assuming the vector ( )θIcosi =  represents the load current in all the three cases, it 
leads to: 
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Figure 3.14: Active voltage vectors produced by dual 2-level inverter 
without common mode. In green is shown the maximum producible 
rotating vector which is the apothem of the red hexagon.    
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As expected the power delivered by dual 2-level inverter without any bonds is twice the power 
delivered by a standard 3-phase 2-level inverter. The power delivered by the dual 2-level inverter, 
modulated for no common mode, is n the between. 
3.2.4. Dual 2-level inverter with different source voltages 
Until here, the study of the dual 2-level inverter has been conducted in the hypothesis the two 
sources had the same voltage. Some interesting aspects of the converter can be analysed when the 
two DC bus sources have different values, in particular it is supposed to be BA EE >  just to fix the 
problem. 
To better understand what is happening when the sources are unequal, two specific 3-phase 
inverter configurations are considered. Being xs  and ys  the complex vectors representing the 
configurations { 1s1x = , 0s2x = , 0s3x = } and { 1s1y = , 1s2y = , 0s3y = } respectively, the output 
vectors 1v  and 2v  given by (3.21) are drawn in Figure 3.15.  
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The complex vectors associated to the configurations represent the direction on which the 
voltage vectors composing 1v  and 2v are laying, in this case 0° and 60° from the d-axis. The 
amplitude of the voltage vectors is specified by the value of the sources. In Figure 3.15a), the 
voltage composition shown is obtained when the sources are equal and it leads to the treatment just 
completed. In Figure 3.15b) the voltage composition regards an interesting case, where BA 2EE = . 
The output vectors 1v  and 2v  have the same module, given by Carnot’s Theorem, but they lay in 
different directions. This means that some vectors, which were redundant with balanced sources, are 
decoupled when BA EE ≠ . Choosing a proper ratio between the two sources values increments the 
number of produced output vectors. 
Two cases are presented, when BA 2EE =  and BA 3EE = . The vectors produced in both 
situations are shown in Figure 3.16 as green dots. The vertices of the seven red hexagons represent 
the translations in d-q plane of the hexagon associated to inverter L by each of the vectors produced 
by inverter H. The displacement of the output vectors in d-q plane when BA 2EE =  (Figure 3.16a)) 
is similar to 4-level converter. The active vectors are 37 and are evenly disposed on the plane. Some 
redundancies are still present where two vertices belonging to different hexagons are superimposed 
or when the vector is obtained using a null configuration of either inverter A or inverter B. The 
most outer vectors can be generated by a single configuration each one. The null vector is generated 
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Figure 3.15: Vector compositions. a) The sources are equal; b)The sources are different: EA=2EB. 
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by four configurations. The vectors in the middle are produced by two or three configurations. 
Another interesting situation is depicted in Figure 3.16b) where BA 3EE = . The active vectors 
generated are 48 and they are symmetrically, but not evenly disposed on the plane. Considering this 
particular disposition, there are some regions in which it is difficult to find the best vectors triplet to 
apply to generate the reference. Anyway, this is a problem which lays outside the purpose of this 
book. Even in this case there are redundancies. For instance, the null vector can be generated by 
four configurations and other vectors, involving one inverter producing the null vector, are 
associated to two configurations.    
The second case presented is the most general, because a further increment of the ratio does not 
increase the number of active vectors, it simply stretches the figure. The redundancies still present 
depend on the inherent redundancy of the null vector for both the two inverters.   
3.3. Analytical approach: complex duty-cycles 
3.3.1. Complex duty-cycles definition 
In the previous section, the study of the dual 2-level inverter has been conducted considering 
instantaneous values of the applied vectors. A different approach can be done taking into 
consideration the mean output voltage. This new approach does not add anything new, but gives a 
mathematical view of the converter through the complex duty-cycles. 
Considering Figure 3.8, inverters legs outputs 1Ae , 2Ae , 3Ae , 1Be , 2Be  and 3Be   can be expressed 
as function of respective leg state 1As , 2As , 3As , 1Bs , 2Bs  and 3Bs  by (3.10). Applying Park 
transform the complex vector representing the inverters output voltages ( Ae , Be ) and the load phase 
voltage v , together to their common mode components ( 0Ae , 0Be  and 0v ), can be found as 
functions of the inverters states As , Bs , 0As  and 0Bs .    
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Figure 3.16: Voltage vectors produced in case of different sources. a) EA is twice EB; b) EA is three times EB. 
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The complex vectors As  and Bs  were defined by (3.13), while (3.23) gives the definitions of  
their common mode components 0As  and 0Bs . 
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Unfortunately, the output voltage so obtained is not constant, but changes due to the 
commutations the converter makes. So, following the reference instant by instant is impossible, but 
something can be done over the average values in a period. Being CT  the period, it is possible to 
produce an average output voltage equal to the desired reference *v , imposing  (3.24). 
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In some dual 2-level inverter topologies, common mode voltage holds a crucial role and it is 
necessary to modulate even this components. Even for the common mode voltage, its average value 
can be synthesised to be equal to a given reference *ABv . 
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The complex duty-cycles Am  and Bm , for inverters A and B respectively, can be defined as the 
mean values of the complex vectors associated to the state functions of each inverter. In the 
mathematical point of view, (3.26) expresses the definition. 
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Similarly, two new parameters can be defined for the common mode voltage of each inverter to 
summarize its average value. 
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Introducing (3.26) in (3.24) and (3.27) in (3.25), the relationship among the references *v  and 
*
0v  with the complex duty-cycles can be found as (3.28) and (3.29) show. 
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In order to determine the complex duty-cycles and their common mode components, (3.28) and 
(3.29) have to be inverted. 
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In (3.30) there are two complex variables and two real variables, whereas there are one complex 
and one real constraint. It is quite simple to understand that the system present three real degrees of 
freedom. Two new variables are introduced to parameterize the system: Sm  and 0Sm . Their 
relationships with the complex duty-cycles and common mode components are given by (3.31). 
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Substituting (3.31) in (3.30) leads to a parametric solution in which the inverters states explicitly 
depend on the parameters just introduced. 
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As last step, applying the inverse transform to (3.32), the state functions for all the legs can be 
found. 
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Equation (3.33) introduces the parameters 1Am , 2Am , 3Am , 1Bm , 2Bm  and 3Bm  which are the 
average values over the period CT  of the state functions of  all the six converter legs or, in other 
words, the legs duty-cycles to modulate the desired references. This can be easily seen by (3.34) 
obtained introducing the definitions of Am , Bm , 0Am  and 0Bm  in (3.33) and developing the 
calculations. 
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Considering that each state function can assume only two values during a period, either 0 or 1, it 
is clear that leg duty-cycles can assume any real value in the interval [ ]1;0  depending on the ratio 
between the time the state function is 1 and the period itself. 
3.3.2. Limits and degrees of freedom 
Due to the relationship between the leg duty-cycles and the complex duty-cycles, it is obvious 
that the limits of variation just found will have a correspondent in the complex plane. To catch the 
complex limit two new parameters AΔm  and BΔm  are defined as the differences between the 
maximum and minimum values of leg duty-cycles of each inverter. 
 
 
( ) ( )
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3B2B1B3B2B1BB
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. (3.35) 
 
Because of the limits on the leg duty-cycles, even AΔm  and BΔm  can assume only a value 
between 0 and 1. The further analysis concerns the two 2-level inverters composing the converter 
considered separately. To be faster, only the analysis of inverter A limits will be explicit because 
the inverter B behaves similarly. The limit of Am , varying AΔm , can be caught finding out the 
contouring of the function ( )AA mΔm . 
Ordering the leg duty-cycles on the basis of their values, from the greatest to the smallest, the d-
q plane can be subdivided in six sectors as Figure 3.17a) shows. Obviously, the sectors so obtained 
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Figure 3.17: Complex duty-cycle limit for inverter A. a) Definition of sectors; b) Determination 
of contouring and limit. 
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coincide with the sectors defined in the previous section: it is only a different way to express the 
same concept. Considering sector I, a generic complex duty-cycle Am  can be inverse transformed 
and obtain its components 1Am′ , 2Am′  and 3Am′  which are the projections of the vector on the phase 
axes as Figure 3.17b) depicts. They are given by (3.36).    
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Considering the condition defining sector I, 3A2A1A mmm ≥≥ , a similar relationship can be 
find involving the new parameters: it has to be 3A2A1A mmm ′≥′≥′ . Knowing the maximum and the 
minimum value, it is possible to determine AΔm . 
 
 6
π
3
4 j
A
πj
A
j0
A3A1A3A1AA em3ememmmmmΔm ⋅=⋅−⋅=′−′=−= . (3.37) 
 
 Keeping constant AΔm  means to keep constant the dot product in (3.37), that is to keep 
constant the projection of vector Am  on the direction of 6
πje . This condition can be achieved, for 
any given AΔm , by vectors laying on the line perpendicular to the bisector of sector I. Doing the 
same for the other sectors it is possible to draw the contours with a constant AΔm  which are 
hexagons centred on the origin of the axes, like the red one presented in Figure 3.17b). Imposing 
1ΔmA = , which is its maximum limit, the most outer hexagon can be drawn. Considering (3.37), 
the amplitude of maximum vector Amaxm  generable on the direction of 6
πje  can be found. 
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3
Δmm AmaxAmax == . (3.38) 
 
 In other words, (3.38) gives the value of the most outer hexagon apothem. Consequently, the 
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Figure 3.18: Relationship between complex duty-cycle position on d-q plane and possible values 
for the leg duty-cycles. a) Centred in the origin; b) Generic position inside a sector; c) On 
border of a sector; d) On the maximum limit; e) In one vertex.  
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hexagon side is 32  long. After having determined the limit, it is interesting to find out the 
relationship between the position of vector Am  and its related phase components. Considering 
Figure 3.18, five different cases can be found out. When Am  is centred in the origin, all three leg 
duty-cycles have the same value which can be modified varying 0Am  as shown in Figure 3.18a). In 
Figure 3.18b) is depicted the generic situation, when Am  is laying inside a sector. In this case all 
the three leg duty-cycles have different values. The modification of the common mode value means 
an integral translation of all three duty-cycles. The parameter 0Am  is limited by the values making 
the maximum and the minimum duty-cycle to be equal to 1 and 0 respectively. Figure 3.18c) show 
the case of Am  laying on the border of the sector. Two leg duty-cycles assume the same value, 
while the third one is different. The gap between the two values is proportional to the vector 
amplitude. The case when the complex duty-cycle reaches the outer border is displayed in Figure 
3.18d). One duty-cycle is equal to 1, another is equal to 0 and the third one can assume any value, 
but for any given position of Am  a single triplet 1Am′ , 2Am′  and 3Am′  can exist. Finally, Figure 
3.18e) shows the most constraining case, when Am  is laying on a vertex: in this situation the three 
leg duty-cycles can only be equal to 1 or 0 and two of them always coincide.  
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Figure 3.19: Effect of the complex degree of freedom and characterizations of inverters behaviours in main 
cases. a) The complex degree of freedom can be used to translate the base vector; b) Both complex duty-
cycles are inside a sector; c) Inverter A duty-cycle in on the maximum limit; d) Both duty-cycles are on 
the maximum limit; e) Inverter A duty-cycle is on a sector border; f) Inverter A duty-cycle is on a 
vertex. 
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The same considerations can be applied even to inverter B, arriving to similar results. So for 
both 3-phase 2-level inverters the validity limits are given by two hexagons. To summarize 
everything in a single diagram, the two complex vectors Am  and Bm  can be drawn in the same 
picture, like in Figure 3.19a). When the vector Sm  is equal to zero, Am  and Bm  have the same 
amplitude, but opposite directions. 
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In Figure 3.19a) this case is shown: Am  and Bm  are represented with one blue and one red dots, 
linked together by a line. Adding the vectors Sm  to both of them means an integral translation on 
the d-q plane keeping their distance constant. So, using Sm  it is possible to translate the line 
connecting the vectors to put them in particular positions inside the hexagon. 
In Figure 3.19b) both vectors lay inside a sector. This means all the six leg duty-cycles assume 
different values as shown at sides of the picture. On the left side there are three possible situation 
for inverter A varying its common mode component 0Am , while on the right side there are three 
possible situations for inverter B varying 0Bm . 
Using Sm , it is possible to shift Am until it reaches the maximum limit as Figure 3.19c) shows. 
In this case there is no possibility to modify 0Am , while inverter B common mode component can 
vary until all the three leg duty-cycles assume values between 0 and 1. 
Another interesting situation is depicted in Figure 3.19d) where both Am  and Bm  have been 
translated on the limit: all the leg duty-cycles have fixed values and can not be translated using 0Am  
neither 0Bm . 
In Figure 3.19e), the complex vector Am  is superimposed to the border of a sector: this means 
two of its leg duty-cycles have the same value. However, both 0Am  and 0Bm  can be used to 
translate the leg duty-cycles as shown at the sides of the picture. 
Finally, Figure 3.19f) shows the last case in which the vector Am  is laying on a vertex: 0Am  can 
not be varied while 0Bm  can be used to translate 1Bm′ , 2Bm′  and 3Bm′ . 
3.3.3. Determination of DC bus currents 
After the characterisation of the dual 2-level inverter has been done using Am , Bm , 0Am  and 
0Bm , the calculation of the currents flowing throughout the DC busses is possible. Considering 
Figure 3.20, it is possible to determine the inverter A DC current Ai  applying Kirchhoff’s current 
law to the positive pole. Considering the directions shown in the picture, (3.40) can be written. 
 
 ( ) 33A22A11A3A3A2A2A1A1AA isisisisisisti ++=++= . (3.40) 
   
When the upper switch is conducting, the current flows from the positive pole to the phase 
whereas, when the lower switch is conducting, the current flows from the negative pole to the 
phase. So, only when the state of a leg is high the current of the corresponding phase contributes to 
the DC bus current. (3.40) can be integrated to determine the mean value over a period CT . 
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Equation (3.41) is obtained in the hypothesis the current through the load can be considered 
constant during the integration period, so they can be taken out from the integral. Something similar 
can be done for inverter B, but it is necessary to be careful about the signs of the currents. 
 
 ( ) 33B22B11B3B3B2B2B1B1BB isisisisisisti −−−=++= . (3.42) 
 
Similarly to inverter A, even for inverter B can be calculated the mean value of DC bus current 
integrating (3.42) during a period. 
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To conclude, substituting (3.33) in (3.41) and (3.43), two general equation can be found which 
tie the mean currents to the complex duty-cycles. 
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In the case the common mode current is not allowed to flow, (3.44) show how symmetric is the 
dual 2-level inverter is if properly modulated. Anyway, this kind of mathematical treatment is 
analysed thoroughly in [77], even if in that paper it is related to a 3-level 3-phase cascade H-bridge 
converter. 
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Figure 3.20: Determination of DC bus currents using complex duty-cycles. 
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Chapter 4  
Analogue modulation 
4.1. Introduction 
4.1.1. Overview 
The simplest way to control the dual 2-level inverter is to use analogue modulation strategies. 
Due to their simplicity, analogue modulations have been the first approach used in simulations of 
the structure. Analog modulations are based on the principle to reconstruct the mean value of the 
desired output during a defined period ST  as Figure 4.1a) shows. The red line is the output needed 
while the stepped blue line is the given output reconstructed using 0-order holder. The red and the 
blue signals of Figure 4.1a) have in common the area subtended which can be demonstrated to be 
proportional to the mean value. 
Usually the reconstruction of the desired signal is made using the comparison between a 
reference and a carrier. Considering Figure 4.1b), the red signal is called reference and it is equal to 
the desired voltage. Anyway the reference needs only to be proportional to the output. The green 
signal is called carrier. The carrier can have several shapes, but the most common is the triangular 
one, as shown in Figure 4.1b). As happen for the reference, even the carrier is allowed not to sweep 
from zero to the maximum voltage, but the proportionality coefficient of the reference and the 
carrier must be the same. 
 
t
E
0
ST S2T
carrier 
reference 
output a) b) 
t
( )tx
ST S2T S3T S4T S5T S6T S7T  
Figure 4.1: Generation of the voltage output using analogue techniques. a) Signal sampling; b) Mean value 
reconstruction.
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The output must be zero when the reference is smaller than the carrier and it must be equal to 
the maximum available voltage when the reference is greater than the carrier. In this way it can be 
demonstrated that reference and output have the same mean value.   
4.1.2. Classification 
There are six legs in the structure of the dual 2-level inverter, as Figure 4.2 shows. All the legs 
can produce an output voltage equal to zero or to the DC bus voltage, so the outputs assume the 
same values when both DC busses have the same voltage.  
In this way, if the determination of the DC current is not necessary, it is possible to get free from 
the physical connections and consider three separated H-bridges or two 3-phase inverters. This 
concept is highlighted in Figure 4.2 considering the two groupings made by the three red lines or by 
the two blue ones. In any case, one reference for each leg is needed to obtain the proper gating 
signals. Depending on how the structure is considered, the determination of the phase references is 
different and leads to different harmonic contents of the output. For all the presented modulations, 
both Sinusoidal PWM (considering three separated H-bridge) and Generalized PWM (considering 
the interconnections among the phases) are discussed.  
The first implementation of the control was made considering the converter composed by three 
independent H-bridge converters each one modulated using a standard 3-level modulation based on 
triangular shaped carriers. All the multilevel modulation presented in Chapter 2 can be used for this 
purpose. Another modulation has been developed from the idea to make one inverter commutate 
using a six-step modulation. The other inverter has to synthesise the difference between the 
reference and the output of the first converter using a high switching frequency modulation. 
Moreover, due to the particular shape of the carrier, the two inverters can switch their roles to 
balance the delivered powers.   
In the following several analogue modulation strategies will be presented together to a brief 
description of their implementation. Moreover, some simulation results will be shown and 
commented to prove the effectiveness of these modulations. On the basis on what has been said 
above, analogue modulation strategies will be subdivided in two classes: the modulations which 
exploit one or more triangular shaped carriers and the modulations using carriers with queer 
waveforms.   
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Figure 4.2: Groupings of the legs to highlight the three H-bridges (red lines) or 
the two 3-phase inverters (blue lines). 
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4.2. Triangular carrier based modulations 
4.2.1. Double reference 
The easier way to modulate a H-bridge converter to obtain a 3-level output is to use a single 
carrier and two references, each one equal to half the voltage desired in the cycle. Considering 
Figure 4.3a), (4.1) can be written in the hypothesis the two negative poles of battery banks have the 
same potential.  
 
 BA eev −= . (4.1) 
 
The same has to happen for the instantaneous references: the total reference *v  must be equal to 
the difference between the references of the two legs, *Ae  and 
*
Be , in each instant. 
 
 *B
*
A
* eev −= . (4.2) 
 
If a value for *Ae  was chosen, the reference 
*
Be  would be still determined for any given 
*v . In 
particular, in the case *Ae  is equal to half 
*v , (4.3) can univocally be asserted.  
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So, from (4.3), it can be seen that the two references have the same amplitude, but they have 
opposite signs. 
To prove the effectiveness of the modulation strategy, the converter has been demanded for a 
symmetrical 3-phase voltage. In Figure 4.3b), the references for a single phase are depicted: the 
green one is the total reference, the blue one is upper leg reference and the red one is lower leg 
reference. The azure triangular waveform is the carrier which sweeps from -1 to +1 for 
convenience. This means that each leg will give the maximum output voltage when its reference is 
equal to 1 whereas it will give a null output when its reference is equal to -1. So, the total reference 
can assume any value between -2 and 2, being the leg reference equal to its half. 
Some simulations have been done using a triangular carrier at 10 kHz with three different 
reference values: 0.5, 1 and 2. With a reference equal to 0.5, the output required is surely included 
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Figure 4.3: H-bridge 3-level modulation using two references. a) Circuit topology and voltages; 
b) References and carrier used to generate the output.  
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in the inner hexagon, so there is no need to use outer voltage vectors. Unfortunately, this 
modulation does not synchronize the commutations of the two inverters and the voltage waveform it 
produces for one load phase can be seen in Figure 4.4a). Figure 4.4b) highlight this problem 
showing Park’s transform of the load phase voltages: it can be clearly seen that all voltage vectors 
are applied even if only the inner ones are strictly needed. Moreover Figure 4.4c) shows a zoomed 
area in correspondence of the maximum value of the total reference: obviously the output voltage is 
synthesised using all the possible positive voltage levels invalidating a proper multilevel 
modulation.    
   The references the converter is demanded for are shown in Figure 4.4d). The green one is the 
total reference and it is a pure sinusoidal wave with amplitude of 0.5 over a maximum of 2. The 
blue line is the upper leg reference: it is equal to half the total reference with the same phase. The 
red line in phase opposition is the lower leg reference. Moreover in Figure 4.4e) a zoomed area in 
correspondence of the maximum value of the total reference is depicted. It clearly shows there is no 
overmodulation, so the converter works in linear zone as expected.  
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Figure 4.4: Total reference equal to 0.5. 
a) Load phase voltage (blue line) and 
current (red line); b) Load phase voltage 
applied vectors; c) Zoom of voltage and 
current waveforms; d) Upper leg  
(blue), lower leg (red) and total (green) 
references; e)  Zoomed area in 
correspondence of the maximum of the 
total reference, the azure triangular 
waveform is the carrier. 
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To conclude the comment to the AC side waveforms, Table 4.1 shows RMS and THD of the 
load voltage and current. The voltage THD appears to be very good for an open-loop control at low 
modulation index like in this case. 
Regarding DC busses, some consideration can be done about the input currents and the common 
mode voltage between the negative poles. Figure 4.5a) shows the DC bus currents of the two 
inverters: obviously they are discontinuous depending on the state of the legs. The low frequency 
currents spectra are depicted in Figure 4.5b). Because the voltage sources are ideal DC sources, 
their output voltage does not change, so the delivered power can be assumed to be proportional to 
the current, that is the DC bus powers and their current waveforms are similar. As it can be seen 
from Figure 4.5b), the control makes some fluctuation at low frequencies on the delivered power. 
The common mode voltage is shown in Figure 4.5c). Its waveform never overcame an absolute 
value of 35 V. So it has been preferred to plot a zoomed area to better see the voltage level assumed 
by the common mode voltage. Figure 4.5d) shows the common mode voltage spectrum and 
   
 Load phase voltage  
 RMS 38.0549 V  
 THD 1.9108  
 Load phase current  
 RMS 1.6836 A  
 THD 0.011891  
 Table 4.1: Load phase voltage and current RMS and THD with a total reference of  0.5.  
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Figure 4.5: Waveforms related to the DC busses with a total reference equal to 0.5. a) DC bus 
currents through inverter A (blue line) and B (green line); b) DC bus current spectra; c) Common 
mode voltage between the negative poles; d) Fourier’s transform of the common mode voltage: 
the upper picture shows frequencies until 20 kHz while the lower one highlights the low 
frequency spectrum. 
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highlights the low frequency harmonics: there are no harmonics before 20 kHz. Even 10 kHz 
harmonic, which corresponds to the switching frequency, does not exist. This is due to the particular 
modulation which exploits two references: in this way each leg commutates at 10 kHz, but the 
mutual effect makes the load phase voltage to commutate at 20 kHz. 
Another simulation has been conducted with a total reference equal to 1. Figure 4.6a) shows the 
load phase voltage and current waveforms. Even in this case the greatest voltage levels are not 
strictly needed to synthesise the required voltage, but they are still applied. The same concept can 
be inferred considering Figure 4.6b) which represents the applied voltage vectors: the most outer 
vectors are used even if they are not necessary. Moreover, looking at Figure 4.6c) the load phase 
output voltage is always modulated applying even null voltage as well as previous case: this 
decrease a lot the quality of the output waveform. In Figure 4.6d) the three references are depicted 
and to prove the modulation is in the linear region. Figure 4.6e) shows the three references in the 
time window centred on the maximum value of the total reference: both upper and lower leg 
references are contained between the outermost points of the carrier. 
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Figure 4.6: Total reference equal to 1. 
a) Load phase voltage (blue line) and 
current (red line); b) Load phase 
voltage applied vectors; c) Zoom of 
voltage and current waveforms; d) 
Upper leg  (blue), lower leg (red) and 
total (green) references; e) Zoomed 
area of the reference waveforms in 
correspondence of the maximum of 
the total reference. 
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Table 4.2 shows RMS and THD of the load voltage and current. The voltage THD is decreasing 
in the respect of the previous one. The decrement is quite significant and it is expected to better 
more and more increasing the reference. 
The bus DC current waveforms are depicted in Figure 4.7a). They are very close to the 
correspondent waveforms obtained in the previous case, but their average values are greater. The 
DC currents low frequencies spectra are depicted in Figure 4.7b), the upper picture is related to 
inverter A while the lower one concerns inverter B. It can be noted a general increment of harmonic 
magnitudes. The common mode voltage amplitude is still contained in 35 V as Figure 4.7c) shows. 
Comparing Figure 4.7d) with Figure 4.5d), it is clear the 20 kHz is decreased to a quarter and the 
low frequency harmonics are neither present. 
Even a simulation with a total reference equal to 2 has been done. The results of the simulation 
   
 Load phase voltage  
 RMS 53.7971 V  
 THD 1.1505  
 Load phase current  
 RMS 3.367 A  
 THD 0.0086375  
 Table 4.2: Load phase voltage and current RMS and THD with a total reference of 1.  
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Figure 4.7: Waveforms related to the DC busses with a total reference equal to 1. a) DC bus currents 
through inverter A (blue line) and B (green line); b) DC bus current spectra; c) Common mode 
voltage between the negative poles; d) Fourier’s transform of the common mode voltage: the 
upper picture shows frequencies until 20 kHz while the lower one highlights the low frequency 
spectrum. 
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are quite similar to the others. In Figure 4.8a) the load voltage and current waveforms are depicted. 
They are clearly greater than in the previous cases. Considering upper and lower leg references 
presented in Figure 4.8b), it can be noted that they are on the verge of carrier extreme points in 
correspondence of their maximums meaning the limits of the linear zone have almost been reached. 
Figure 4.8c) shows the DC currents spectra with a quite high harmonic content. The common mode 
voltage whose high frequencies and low frequencies spectra are depicted in Figure 4.8d) has a 
waveform very close to the previous cases, with the first fundamental at 20 kHz. 
Table 4.3 gives the load voltage and current RMS and THD values. In particular, the THD 
values are decreased as predicted. The THD can be considered even too small, but all the conducted 
simulations have been done without dead time which heavily worsen the voltage distortions.  
The simulations commented have used a sinusoidal pulse width modulator, so the maximum 
voltage amplitude is limited to half the DC bus voltage for a standard 3-phase inverter. For the 
presented topology, this maximum limits is overcame because two DC sources are available: a 
   
 Load phase voltage  
 RMS 76.0221 V  
 THD 0.40011  
 Load phase current  
 RMS 6.7338 A  
 THD 0.002377  
 Table 4.3: Load phase voltage and current RMS and THD with a total reference of 2.  
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Figure 4.8: Total reference equal to 2. a) Load phase voltage (blue) and current (red) waveforms in 
the interval centred on the maximum of the total reference; b) Upper leg (blue) and lower 
leg (red) references compared to the carrier (azure); c) DC currents low frequencies 
spectra; d) Common mode voltage spectrum at high and low frequencies. 
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sinusoidal modulator can produce a sinusoidal voltage with maximum amplitude equal to the 
voltage of one DC source as RMS value in Table 4.3 indicates. A Generalized PWM (GPWM) 
has been implemented to better exploit the DC busses. With this control, the total reference can be 
increased of a factor 32  still remaining in linear region. 
Figure 4.9a) shows load phase voltage and current waveforms. Even using SVPMW several 
positive voltage levels are used to synthesise the positive half-wave, while several negative voltage 
levels are used for the negative half-wave. Park’s transform of load voltages is depicted in Figure 
4.9b). Only the outermost vectors and the null one are applied, but the dual 2-level inverter is not 
yet used properly. In Figure 4.9c), load voltage and current are shown in a restricted time window to 
better appreciate the voltage levels used when the total reference has its maximum value. 
The GPWM does not use a simple sinusoidal waveform as a reference, but something a bit more 
complicated as Figure 4.9d) highlights. Even in this case, looking at Figure 4.9e), it is possible to 
assert the converter works in linear region because the references are still contained between carrier 
peaks, but it is able to supply higher voltage than using a Sinusoidal PWM (SPWM).    
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Figure 4.9: Total reference equal to 2.3. 
a) Load phase voltage (blue line) 
and current (red line); b) Load 
phase voltage applied vectors; c) 
Zoom of voltage and current 
waveforms; d) Upper leg  (blue), 
lower leg (red) and total (green) 
references; e) Zoomed area of the 
reference waveforms in 
correspondence of the maximum of 
the total reference. 
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As well as for SPWM simulation, Table 4.4 bear the evidence of a good THD of the load 
voltage. Obviously, the load current present an even smaller distortion due to the filtering capability 
of the load.    
To conclude the description of this modulation technique, something can be written about the 
DC voltage and currents. Figure 4.10a) shows the DC currents flowing through the two DC busses 
   
 Load phase voltage  
 RMS 85.4235 V  
 THD 0.32797  
 Load phase current  
 RMS 7.7438 A  
 THD 0.00192  
 Table 4.4: Load phase voltage and current RMS and THD with a total reference of 2.3.  
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Figure 4.10: Waveform related to the DC 
busses with a total reference equal to 
2.3. a) DC bus currents through 
inverter A (blue line) and inverter B 
(green line); b) DC bus currents 
spectra; c) Common mode voltage 
waveform; d) Common mode voltage 
magnification; e) Fourier’s transform 
of the common mode voltage: the 
upper picture shows frequencies until 
20 kHz while the lower one highlights 
the low frequency harmonics.  
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and Figure 4.10b) depicts their spectra. Using a GPWM instead of a SPWM shift the harmonics to 
higher frequencies: indeed the greatest harmonic content is over the 10 kHz and not at low 
frequencies. Figure 4.10c) shows the common mode voltage waveform, which is quite different 
now: a 50 Hz component can be clearly seen. Figure 4.10d) shows a magnification of the common 
mode voltage in correspondence of total reference maximum: the common mode voltage is 
modulated using two voltage levels only. The high frequencies and low frequencies spectra in 
Figure 4.10e) clearly highlight the presence of these harmonics, which there were not using a 
SPWM.      
4.2.2. Two carriers 
Another way to achieve multilevel modulation is to use a modulator with two carriers, one 
associated to the upper leg and another one associated to the lower leg. Figure 4.11 shows how the 
two carrier are disposed. The upper leg carrier is a triangular wave sweeping from 0.5 to 1, while 
the lower leg carrier goes from 0 to 0.5. In this way, only one leg commutates at one time and the 
total output is given by the overall effects of both legs. With the representation of  Figure 4.11, the 
output is obtained as the sum of the single leg outputs, so the gating signals of the lower leg must be 
neglected to achieve (4.1) which is still valid. 
There are several dispositions of the carrier different from the one presented in Figure 4.11 
which is the most intuitive. Accordingly with Chapter 2, the carriers in Figure 4.11 are in Phase 
Disposition, but even a Phase Opposition Disposition can be used. The difference between the two 
choices can be seen in the harmonic spectra but this comparative analysis is beyond the purposes of 
this chapter. 
Some simulations have been conducted considering either a SPWM and a GPWM, using 
references giving the same output voltages as in the previous case. Using the carriers shown in 
Figure 4.11, the reference 0.25, 0.5, 1 and 1.15 have been used to achieve the same output 
conditions. The last reference can be applied only using a GPWM, while the converter can be 
demanded for  the others with both modulator types: similarly to the previous case, standard SPWM 
is used in the first three simulations. 
Considering a reference equal to 0.25, Figure 4.12a) shows the load phase voltage and current. 
A smaller number of voltage level is used if compared with Figure 4.4a) even if the same output 
voltage is demanded. The same concept can be derived from the comparison between Figure 4.12b) 
and Figure 4.4b): using two carriers only the inner active vectors are used to synthesise the desired 
output, while the two reference modulation involves several outermost vectors. Considering Figure 
4.12c), the magnification of the load voltage clearly put in evidence the converter modulate using 
only three adjacent levels achieving a better multilevel modulation. Figure 4.12d) depicts the 
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Figure 4.11: H-bridge 3-level modulation using two carriers. Total 
reference and carriers used to generate the output. 
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situation concerning carriers and reference. The two carriers are clearly visible and the reference is 
contained in between the furthest points of the carriers meaning the modulation is in the linear zone.    
Table 4.5 reports the RMS and THD for the load phase voltage and current. Comparing this with 
Table 4.1 it is evident there are smaller values of voltage RMS and THD due to the better 
   
 Load phase voltage  
 RMS 30.2936 V  
 THD 1.3955  
 Load phase current  
 RMS 1.6835 A  
 THD 0.0063318  
 Table 4.5: Load Phase voltage and current RMS and THD with a reference of 0.25.   
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Figure 4.12: Total reference equal to 
0.25. a) Load phase voltage (blue 
line) and current (red line); b) Load 
phase voltage applied vectors; c) 
Zoom of voltage and current 
waveforms; d) Upper leg  (blue), 
lower leg (red) carriers and total 
(green) references; e) Zoomed area of 
the carriers in correspondence of the 
maximum of the reference. 
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modulation obtained using two carriers. 
Regarding DC bus waveforms, it is clear the behaviour of the currents is different depending on 
the instantaneous value of the reference. As Figure 4.13a) highlights, this mean that there will be 
time intervals in which the highest average current is flowing through inverter A while in other 
intervals the highest current will be flowing through inverter B. Anyway considering a whole output 
fundamental period, the average currents through inverters A and B are the same. Moreover, DC 
currents have the same spectra as it is possible to see in Figure 4.13b). Common mode voltage, 
depicted in Figure 4.13c) has fundamental component at 10 kHz even if it may appear to be 
different. Anyway, Figure 4.13d) shows common mode voltage spectrum and it is evident there are 
no components at low frequencies. Comparing Figure 4.13d) with Figure 4.5d) it can be easily 
noted one harmonic at the switching frequency appears in the spectrum of this last kind of 
modulator common mode voltage while the spectrum of the common mode voltage using two 
references was deprived of this.   
Results of the simulation using a reference equal to 0.5 are presented in Figure 4.14. Figure 
4.14a) shows the waveforms of the load phase voltage and current. Figure 4.14b) depicts the voltage 
vectors applied to the load: only the inner vectors are used as expected in a multilevel modulation. 
Load phase voltage and current waveforms are even shown in Figure 4.14c) where a magnification 
of the time scale highlights the commutations of the output showing that only three voltage level are 
involved in the generation of the maximum voltage. Reference and carriers in Figure 4.14d) and e) 
reveals the modulation is still in linear zone like previous cases. 
 
0.0247 0.0248 0.0249 0.025 0.0251 0.0252 0.0253
0
0.5
1
1.5
2
2.5
3
DC bus currents
Time [s]
C
ur
re
nt
 [A
] 0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5
x 104
0
1
2
3
Fourier transform of inverter A DC bus current, the DC component is: 1.0116A
Frequency [Hz]
C
ur
re
nt
 [A
]
0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5
x 104
0
1
2
3
Fourier transform of inverter B DC bus current, the DC component is: 1.0121A
Frequency [Hz]
C
ur
re
nt
 [A
]
a) b)  
 
0.02 0.022 0.024 0.026 0.028 0.03 0.032 0.034 0.036 0.038 0.04
-80
-60
-40
-20
0
20
40
60
80
Common mode voltage
Time [s]
V
ol
ta
ge
 [V
]
0 1 2 3 4 5 6
x 104
0
10
20
30
Fourier transform of common mode voltage
Frequency [Hz]
V
ol
ta
ge
 [V
]
0 500 1000 1500 2000 2500 3000 3500 4000 4500 5000
0
10
20
30
Fourier transform of common mode voltage
Frequency [Hz]
V
ol
ta
ge
 [V
]
c) d)  
Figure 4.13: Waveforms related to DC busses with a reference equal to 0.25. a) DC bus currents 
through inverter A (blue line) and B (green line); b) DC bus current spectra; c) Common mode 
voltage between the negative poles; d) Fourier’s transform of the common mode voltage: the 
upper picture shows frequencies until 20 kHz while the lower one highlights the low frequency 
spectrum. 
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Table 4.6 reports the RMS and THD of load phase voltage and current. There is an increment of 
converter performances as expected because the reference is greater and it can be synthesised in a 
better way exploiting the whole voltage level. 
As happened in all other cases, it is interesting to get some information about the DC side 
waveforms. The DC currents are reported in  Figure 4.15a). As the previous case, the currents have 
different shapes, but the harmonic contents are equal as Figure 4.15b) shows. The common mode 
   
 Load phase voltage  
 RMS 42.8156 V  
 THD 0.68694  
 Load phase current  
 RMS 3.3669 A  
 THD 0.0034495  
 Table 4.6: Load Phase voltage and current RMS and THD with a reference of 0.5.  
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Figure 4.14: Total reference equal to 0.5. 
a) Load phase voltage (blue line) 
and current (red line); b) Load 
phase voltage applied vectors; c) 
Zoom of voltage and current 
waveforms; d) Upper leg  (blue), 
lower leg (red) carriers and total 
(green) references; e) Zoomed area 
of the carriers in correspondence of 
the maximum of the reference. 
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voltage is presented in Figure 4.15c) and its spectrum is shown in Figure 4.15d). The fundamental 
of the common mode voltage can be found at 10 kHz, so its spectrum is deprived of all low 
frequency harmonics. 
The waveforms of load voltage and current with a reference equal to 1 are depicted in Figure 
4.16a). It is interesting to note that the voltage waveform exploits more levels than using lesser 
references. All the possible levels are now used, but the voltage commutates among three adjacent 
levels only in each switching cycle. This property of the modulation is extremely good to increase 
the performances of the converter because the derivative of the voltage with respect to the time is 
slightly decreased in the comparison with the two references modulation. Obviously this means a 
lesser stress over the components, which is subject to smaller voltage overshoots and may last 
longer. Looking at Figure 4.16b) it is possible to note that the null vector is never used, because the 
reference is always in the outermost part of the hexagon. So, only the nearest vectors are used to 
synthesise the desired output.  
Figure 4.16c) still highlights this concept showing the voltage level used when the reference is 
near to its maximum. As it is possible to see, the zero voltage level is no more used on the contrary 
of what is happening using the two references modulation as in Figure 4.8a). Unfortunately the 
given reference is the limit of the linear zone for a standard SPWM as Figure 4.16d) and e) show 
clearly. 
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Figure 4.15: Waveforms related to DC busses with a reference equal to 0.5. a) DC bus currents 
through inverter A (blue line) and B (green line); b) DC bus current spectra; c) Common mode 
voltage between the negative poles; d) Fourier’s transform of the common mode voltage: the 
upper picture shows frequencies until 20 kHz while the lower one highlights the low frequency 
spectrum. 
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As usual, Table 4.7 reports the RMS and THD values of the load phase voltage and current. It is 
clear the performances of the converter are increased using this particular kind of modulation 
considering a simple comparison of Table 4.7 and Table 4.3. 
The THD related to the two carriers modulation is even smaller than the one related to the two 
references modulation which was a quite good. 
   
 Load phase voltage  
 RMS 74.866 V  
 THD 0.35365  
 Load phase current  
 RMS 6.7338 A  
 THD 0.0019617  
 Table 4.7: Load Phase voltage and current RMS and THD with a reference of 1.  
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Figure 4.16: Total reference equal to 1. a) 
Load phase voltage (blue line) and 
current (red line); b) Load phase voltage 
applied vectors; c) Zoom of voltage and 
current waveforms; d) Upper leg  
(blue), lower leg (red) carriers and total 
(green) references; e) Zoomed area of 
the carriers in correspondence of the 
maximum of the reference. 
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 Figure 4.17a) shows the DC bus currents when the reference is equal to 1 and Figure 4.17b) 
reports their spectra. Even in this case, the two currents present a DC component and a relatively 
high harmonic at 10 kHz. Figure 4.17c) shows the waveform of the common mode voltage while in 
Figure 4.17d) its spectrum is depicted. The low frequency spectrum (lower picture) is not present 
and the fundamental of the common mode voltage is located at 10 kHz. This last consideration is 
valid for all the modulations which use the SPWM. In the following, it is possible to see that a 
GPWM will introduce some low frequency harmonic in the common mode, in particular at 150 Hz.  
To conclude this section, a simulation using a GPWM has been done with a reference equal to 
3
2 . First of all, comparing GPWM with SPWM it is possible to notice a difference on the load 
phase voltage waveform depicted, together to the current in Figure 4.18a). It can be noted there is a 
sudden change of the voltage levels involved in the modulation when the reference change sign. 
This did not happen in the previous cases but it is not ascribable to the different modulation 
(GPWM  instead SPWM), but it is due to the reference amplitude. Considering Figure 4.18b), the 
voltage vectors involved in the modulation are depicted. They define the outer part of the triangular 
grid specific of this converter. In particular, in each sector there are three visible triangles: two 
lateral and one central. Because of its amplitude, the reference is tangent to the outer hexagon and 
does not pass through the central triangle. This is the reason of the sudden passage which is possible 
to see in the voltage waveform. Figure 4.18c) highlights the commutation of the voltage in 
correspondence of the maximum of the reference. Figure 4.18d) shows the carriers and the 
reference in one fundamental period. Figure 4.18e) is a time scale magnification of Figure 4.18d) 
highlighting the modulation is still in linear zone.   
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Figure 4.17: Waveforms related to DC busses with a reference equal to 1. a) DC bus currents through 
inverter A (blue line) and B (green line); b) DC bus current spectra; c) Common mode voltage 
between the negative poles; d) Fourier’s transform of the common mode voltage: the upper 
picture shows frequencies until 20 kHz while the lower one highlights the low frequency 
spectrum. 
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Table 4.8 reports the RMS and THD values of load phase voltage and current. Voltage THD is 
an extremely good value, but it should be taken into account that there are no dead time which are 
the main cause of THD worsening. 
Regarding DC bus situation, Figure 4.19a) depicts the waveforms of the two DC currents while 
Figure 4.19b) shows their spectra. Now the harmonic content is composed by more frequencies than 
   
 Load phase voltage  
 RMS 84.14 V  
 THD 0.27301  
 Load phase current  
 RMS 7.7438 A  
 THD 0.0014769  
 Table 4.8: Load Phase voltage and current RMS and THD with a reference of 1.15.  
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Figure 4.18: Total reference equal to 
1.15. a) Load phase voltage (blue line) 
and current (red line); b) Load phase 
voltage applied vectors; c) Zoom of 
voltage and current waveforms; d) 
Upper leg  (blue), lower leg (red) 
carriers and total (green) references; e) 
Zoomed area of the carriers in 
correspondence of the maximum of the 
reference. 
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in SPWM, but the amplitude are slightly decreased. Figure 4.19c) displays the common mode 
voltage waveform. It seems to be equal to the one obtained using SPWM , but the harmonic content 
in Figure 4.19d) highlights the appearance of low frequency harmonics, in particular the one at 150 
kHz. 
4.3. Special carrier based modulation 
4.3.1. Modulation and six-step 
To conclude the simulations of analogue modulation strategies, in this section a particular 
technique is presented. In the landscape of pulse width modulations saw-tooth or triangular carriers 
have been always used. The saw-tooth carrier is the simplest way to guarantee the proportionality 
between the area subtended by the reference and the one subtended by the gating signals. Moreover 
an improvement of the output spectrum is introduced by using triangular shaped carriers. However, 
both the carriers repeat themselves every switching period and they do not differentiate among the 
parts composing a multilevel converter. That is the several voltage sources are always exploited in 
the same way. 
Some differences have been introduced in hybrid multilevel converters when the frequencies of 
the carriers are unequal to adapt to the different characteristics of the devices (Section 2.4.3).    
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Figure 4.19: Waveforms related to DC busses with a reference equal to 1.15. a) DC bus currents 
through inverter A (blue line) and B (green line); b) DC bus current spectra; c) Common mode 
voltage between the negative poles; d) Fourier’s transform of the common mode voltage: the 
upper picture shows frequencies until 20 kHz while the lower one highlights the low frequency 
spectrum. 
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In this section a new approach is presented which aims to distinguish two different roles for the 
inverters: one of them is modulated using six-step modulation while the other one is modulated at 
high frequency. Moreover the proposed modulation exchanges inverter roles between them to 
equalize the delivered powers.  
In Figure 4.20 the voltage references used in the following discussion are depicted. In the 
development of this modulation control scheme is has been found useful to refer the output voltages 
to the two middle points of DC busses indicated as CA and CB in Figure 4.20. So there are two sets 
of output voltages: m1Ae , m2Ae  and m3Ae  are associated to inverter A, while m1Be , m2Be  and m3Be  are 
associated to inverter B. The load phase voltages are still betoken as 1v , 2v  and 3v , while the 
common mode voltage between the two middle point is referred as
BACC
v . 
Kirchhoff’s voltage law can be applied to each phase leading to the following equations which 
give the relationships among all the voltages. 
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The determination of the common mode voltage is quite simple. Considering a close surface 
wrapping one inverter and the load, it can be observed the sum of the three load currents has to be 
zero due to Gauss’ theorem. In the hypothesis the load is linear, even the sum of the load phase 
voltages (i.e. the load phase common mode voltage) has to be zero. Summing the three equations in 
(4.4) leads to: 
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mjACC ee3
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BA
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It is assumed that a possible modulation solution is given, for the generic phase k, by the 
following equation in which the quantity x is arbitrary with the bond to keep all the quantities inside 
their boundaries and *kv  is the total reference for the generic phase. 
 
 xvee *kmkBmkA −=− . (4.6) 
 
Substituting (4.5) in (4.4) and then (4.6), it leads to: 
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Figure 4.20: Electrical circuit considered in the analogue modulation which synchronises the 
commutations of the two inverters. 
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Equations (4.7) are tautologies only if the sum of the load phase voltages is equal to zero. This 
happens in the considered structure, so the assumed solution is not contradictory. In this way a 
relationship between the total reference and the single inverter references is obtained. In the actual 
implementation per unit references were preferred. Accordingly to the choice done about the 
voltage references, inverters output voltages can continuously vary between 2E−  and 2E+ , while 
the load phase voltages limits are E−  and E+ . The per unit references are introduced in (4.8) 
where *kv , 
*
mkAe  and 
*
mkBe  are, respectively, the voltage references of the generic phase k for the 
whole converter, for inverter A and for inverter B. 
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Dividing (4.8) by 2E , it can be modified introducing the references just defined. It leads to: 
 
 yr2rr *k
*
kB
*
kA −=− . (4.9) 
 
To simplify the approach, it is assumed now that inverter B is always controlled using six-step 
modulation, while inverter A must synthesise the remaining part of the total reference. Given *kr , 
the reference for inverter B is easily determined: if  *kr  is not negative 
*
kBr  is equal to 1 else 
*
kBr  is 
equal to -1. Moreover, using (4.9) even the reference for inverter A is determined. 
 
 *kB
*
k
*
kA rr2r += .  (4.10) 
 
In (4.10) the quantity y has been arbitrary assumed as zero to make a simplification. In Figure 
4.21a) two carriers are shown: the blue and the red one. The blue carrier is the usual triangular 
waveform, while red one is constantly equal to zero. This choice has been made because a direct 
comparison of the opposite of the total reference with zero will give the correct gating signals for 
the inverter in six-step. Concerning inverter A, its gating signals come from the comparison 
between the modified reference given by (4.10) and the blue carrier, as Figure 4.21a) highlights.  
Using the two carriers just presented it is possible to achieve the first purpose of the modulation: 
one inverter commutates at low speed following a six-step, while the other one synthesises the 
difference at higher frequency. Now, a further step has to be done: a way to exchange the roles 
between the inverters has to be found. This is not complicated because a particular carrier can be 
created being a triangular wave in half period and zero in the other half. The high frequency 
commutation is associated to the triangular wave, whereas the six-step role is associated to the other 
half period. Obviously, the two inverters must always assume complementary roles, so the two 
carriers must be delayed of half a period as shown in Figure 4.21b) by the blue and the red wave.  
Moreover, the two references appear to be quite queer because they are discontinuous due to the 
role exchange. Indeed each inverter changing the role each half period even change the reference it 
needs: a compensated reference is needed in half period while in the other half the total reference is 
directly compared to zero. 
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The control scheme implemented in Simulink is presented in Figure 4.22. Due to the complexity 
of the algorithm, some explanations about the control may better clarify what was said above. 
The total reference is doubled accordingly to (4.10) to get to inverter A reference while the 
double of the opposite is considered for inverter B. The two switches, driven by the signal “Six-Step 
Indicator” add zero when the specific inverter has the six-step role or add the compensation of the 
reference when the inverter has to modulate at high frequency. Inverter carriers are subtracted from 
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Figure 4.21: Carriers used in the modulation. a) Inverter A is always modulating at high frequency while 
inverter B is modulated in six step; b) Inverter A and inverter B exchange their role due to the 
particular shape and complementarity of the carriers. 
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Figure 4.22: Control scheme for one phase implemented in Simulink to achieve the proposed 
modulation. 
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the resulting signals to obtain the driving signals for the two comparators which are connected to 
the gates of the complementary legs.    
4.3.2. Simulation results 
The modulation strategy presented in the previous section has been simulated using MatLab 
Simulink with total reference equal to 0.25, 0.5, 1 and 1.15 to make possible a comparison with 
other results. 
Figure 4.23a) depicts the load voltage and current waveform when the total reference is equal to 
0.25. As expected, only the smallest voltage level are used to synthesise the desired voltage. This 
can be better seen in Figure 4.23b), where Park transform of  load phase instantaneous voltage is 
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Figure 4.23: Total reference equal to 0.25. a) Load phase voltage (blue line) and current (red line); 
b) Load phase applied vectors; c) zoom of voltage and current waveforms; d) Load phase 
currents; e) Inverter A carrier (blue line) and reference (green line); f) Inverter B carrier (red 
line) and reference (green line). 
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shown. Figure 4.23c) shows a time magnification of the voltage and the current to better see the 
commutation involved. To prove the modulation is linear, Figure 4.23d) gives two periods of load 
currents: they are quite close to sinusoidal waveforms. Eventually, Figure 4.23e) and f) depict the 
carrier and the reference related to inverter A and inverter B respectively. The most important thing 
these pictures have to show is that the reference is always contained in the carrier sweep during 
high frequency modulation, i.e. during the half period in which the carrier is not flat.      
As usual, RMS and THD values of the load voltage and current are reported in Table 4.9. The 
data show this modulation produces outputs pretty close to the one using two carriers.  
Figure 4.24a) depicts the DC currents waveforms related to the two inverters: it is possible to 
distinguish clearly when one inverter is switching at high frequency and when is in six-step. Figure 
4.24b) shows the spectra of the two currents. Due to the role exchange, the DC component of the 
currents are the same and the delivered power as well. Figure 4.24c) depicts the common mode 
   
 Load phase voltage  
 RMS 30.2935 V  
 THD 1.3955  
 Load phase current  
 RMS 1.6835 A  
 THD 0.0085139  
 Table 4.9: Load Phase voltage and current RMS and THD with a reference of 0.25.  
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Figure 4.24: Waveforms related to DC busses with a reference equal to 0.25. a) DC bus currents 
through inverter A (blue line) and through inverter B (green line); b) DC currents spectra; c) 
Common mode voltage between the negative poles; d) Fourier’s transform of the common mode 
voltage: the upper picture shows frequencies until 60 kHz while the lower one highlights the 
low frequency spectrum. 
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voltage waveform and Figure 4.24d) gives its spectrum. 
Concerning the simulation with a reference equal to 0.5, Figure 4.25a) shows load phase current 
and voltage waveforms. From Figure 4.25b) it is possible to understand the modulation still exploits 
the right voltage vectors because only the inner active vectors and the null one are used to 
synthesise a reference inside the inner hexagon. Figure 4.25c) shows a time magnification of the 
load voltage to draw the attention to the voltage levels. Figure 4.25e) shows the control of inverter 
A whereas Figure 4.25f) is referred to inverter B. 
Table 4.10 reports THD and RMS for the load voltage and current. It is possible to see that the 
voltage waveform produced using this modulation is quite near to the one produced using the 
modulation with two carriers but in this case the harmonic content is more concentrated in the low 
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Figure 4.25: Total reference equal to 0.5. a) Load phase voltage (blue line) and current (red line); b) 
Load phase applied vectors; c) Zoom of voltage and current waveforms; d) Load phase 
currents; e) Inverter A carrier (blue line) and reference (green line); f) Inverter B carrier (red 
line) and reference (green line). 
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frequencies: indeed the THD of the current is higher then in the previous case, even if RMS values 
are identical. 
Regarding DC side, Figure 4.26a) shows the DC currents flowing through the two inverters. 
Even in this case it is quite easy to distinguish when the inverter operates in six-step mode and is 
switching. Figure 4.26b) reports the spectra of the two DC currents: the 10 kHz harmonic is the 
more emphasized while the high frequency harmonics are quite lower than in two carriers 
modulation. Figure 4.26c) depicts the common mode voltage waveform, showing quite clearly it 
has a null mean value. This could even be noticed by Figure 4.26d) where its spectrum is shown. 
The harmonic at 20 kHz is not present, but 10, 30 and 40 kHz harmonics are slightly huge. Even in 
this case, there are not low frequency harmonics (less than 5 kHz). 
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Figure 4.26: Waveforms related to DC busses with a reference equal to 0.5. a) DC bus currents 
through inverter A (blue line) and through inverter B (green line); b) DC currents spectra; c) 
Common mode voltage between the negative poles; d) Fourier’s transform of the common mode 
voltage: the upper picture shows frequencies until 60 kHz while the lower one highlights the 
low frequency spectrum. 
   
 Load phase voltage  
 RMS 42.8156 V  
 THD 0.68694  
 Load phase current  
 RMS 3.3669 A  
 THD 0.0066554  
 Table 4.10: Load Phase voltage and current RMS and THD with a reference of 0.5.  
   
 105
Voltage and current waveforms with a reference equal to 1 are depicted in Figure 4.27a). The 
reference lays in the outer hexagon, so the outermost vectors are used meaning that all the voltage 
levels are exploited. Figure 4.27b) emphasizes this concept showing the applied voltage vectors as 
blue dots. Figure 4.27c) displays a zoomed area of Figure 4.27a) in correspondence of the 
maximum voltage to highlight the commutations. Figure 4.27d) depicts the load current to prove the 
modulation is still linear because it can be seen they are quite near to sinusoidal wave. To conclude 
the part related to AC side, Figure 4.27e) shows the carrier and the reference for inverter A: the 
reference (green line) is touching the high edge of the carrier meaning the system is operating at the 
limit of linearity. The same can be seen from Figure 4.27f) which  shows carrier and reference for 
inverter B. 
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Figure 4.27: Total reference equal to 1. a) Load phase voltage (blue line) and current (red line); b) 
Load phase applied vectors; c) Zoom of voltage and current waveforms; d) Load phase 
currents; e) Inverter A carrier (blue line) and reference (green line); f) Inverter B carrier (red 
line) and reference (green line). 
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Table 4.11 reports RMS and THD values for the load voltage and current. Increasing the voltage 
required slightly decrease the THD. 
Regarding DC side, Figure 4.28a) depicts the currents flowing through the two inverters: the 
reference is near the limit of the system, so there is not an evident demarcation between the six-step 
and the switching modes. Figure 4.28b) shows the DC current spectra indicating a greater harmonic 
content than with lower references. Figure 4.28c) depicts the common mode voltage which has its 
first harmonic at 10 kHz as Figure 4.28d) shows. Its low frequency spectrum is still empty because 
the modulation is still sinusoidal and not generalized. 
To conclude the overview of the analogue modulation, one simulation has been conducted using 
a reference equal to 1.15, together to a generalized pulse width modulation to guarantee the 
linearity. Figure 4.29a) shows the load phase voltage and current highlighting all the voltage levels 
used in the modulation. Figure 4.29b) shows the voltage vectors instantaneously applied: only the 
   
 Load phase voltage  
 RMS 74.8663 V  
 THD 0.35366  
 Load phase current  
 RMS 6.7338 A  
 THD 0.003211  
 Table 4.11: Load Phase voltage and current RMS and THD with a reference of 1.  
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Figure 4.28: Waveforms related to DC busses with a reference equal to 1. a) DC bus currents through 
inverter A (blue line) and through inverter B (green line); b) DC currents spectra; c) Common 
mode voltage between the negative poles; d) Fourier’s transform of the common mode voltage: 
the upper picture shows frequencies until 60 kHz while the lower one highlights the low 
frequency spectrum. 
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outermost are used to synthesise the requested reference. Figure 4.29c) shows a time magnification 
of Figure 4.29a) which allows to better see system commutations. In Figure 4.29d) the load phase 
currents are represented to underline the modulation is in linear zone even using a greater reference. 
Figure 4.29e) shows carrier and reference used in the control of inverter A whereas Figure 4.29f) 
shows the same waveforms for inverter B control. A part from the discontinuities on the references 
due to the modulation strategy which modifies the reference when the inverter is in switching mode, 
the peculiar bilobate shape of GPWM can be still recognized. 
Table 4.12 reports THD and RMS values of the load phase voltage and current in one phase. 
Voltage THD is even improved reaching a quite low value. Anyway, it is important to remember 
the dead times were not implemented on the simulation and it is expected a huge worsening of THD 
after their introduction. 
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Figure 4.29: Total reference equal to 1.15. a) Load phase voltage (blue line) and current (red line); 
b) Load phase applied vectors; c) Zoom of voltage and current waveforms; d) Load phase 
currents; e) Inverter A carrier (blue line) and reference (green line); f) Inverter B carrier (red 
line) and reference (green line). 
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To conclude, Figure 4.30a) shows the DC current waveforms while Figure 4.30b) depicts their 
spectra. Unfortunately, the harmonic content of the DC currents is grown using GPWM in the 
respect of the standard SPWM. The common mode voltage is represented in Figure 4.30c) and its 
spectrum is given in Figure 4.30d). Even regarding common mode voltage, using a GPWM adds 
harmonic content quite visible, particularly at low frequencies. From the bottom picture in Figure 
4.30d) a harmonic at 150 Hz can be noticed.         
 
  
   
 Load phase voltage  
 RMS 84.1396 V  
 THD 0.27299  
 Load phase current  
 RMS 7.7438 A  
 THD 0.0025087  
 Table 4.12: Load Phase voltage and current RMS and THD with a reference of 1.15.  
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Figure 4.30: Waveforms related to DC busses with a reference equal to 1.15. a) DC bus currents 
through inverter A (blue line) and through inverter B (green line); b) DC currents spectra; c) 
Common mode voltage between the negative poles; d) Fourier’s transform of the common mode 
voltage: the upper picture shows frequencies until 60 kHz while the lower one highlights the 
low frequency spectrum. 
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Chapter 5  
Digital modulation 
5.1. Introduction 
5.1.1. Power sharing 
In the previous chapter some analogue modulation strategies have been presented and discussed. 
The purpose of this chapter is to analyse the Space Vector Modulation (SVM) developed for the 
dual 2-level inverter. The principles of SVM are well known for multilevel converters as seen in 
Chapter 1, but some new contributions will be given. 
Using SVM techniques directly involves a large amount of calculations to be done during 
switching periods. Usually, these calculations are done using a dedicated microprocessor or a 
Digital Signal Processor (DSP). So, introducing additional code to achieve some particular 
purpose is possible without increasing the cost of the system. 
Considering the system proposed in this thesis and schematically represented in Figure 5.1, the 
history of the two DC sources (usually banks of batteries) can be slightly different as well as the 
voltages produced. The difference in voltage sources will produce some effects on the load feeding 
which were not taken into account in the previous chapter.     
There are several ways to remedy this problem. For example, the control algorithm can consider 
the difference between the two voltage sources and operates taking into account the effects this will 
produce on the load voltage. Otherwise, the control can try to keep constant the DC voltages 
 
Figure 5.1: Dual 2-level inverter scheme. 
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operating on the power supplied by the sources, for instance. Indeed, if the sources are batteries, the 
discharge will be dependent on the delivered power: controlling the power flow means the control 
of their discharge. 
This idea can be applied to the dual 2-level inverter because of its particular topology exploiting 
the redundancy of the generable voltage vectors. Indeed, most of the generable vectors can be 
applied with two or more configurations which imply different power flows through the 3-phase 
inverters. 
5.1.2. Power sharing aims 
The first application found for the dual 2-level inverter was automotive traction. Using this 
converter gives the possibility to avoid the normative in force about maximum battery voltage on 
board. 
In Italy, the maximum voltage allowed for batteries banks is 96 V. The limit on the voltage, 
together to the current limit of the switching components, creates some bonds to the maximum 
power of electrical vehicles. To overcome the limits, different solutions have been found: special 
dual 3-phase motors can be used, for instance. Unfortunately, this solution has the heavy drawback 
to require a special wounded asynchronous machine, which can be quite expensive. 
The solution presented by the dual 2-level inverter is a little bit more effective because allows to 
use standard components either for the converter (two 3-phase inverters) or the motor (standard 
asynchronous motor). The bank of batteries can be split in two parts to feed the two inverters: in 
this way there is no increment on the cost and the voltage limit is doubled. Furthermore, using the 
control on power sharing, the voltage of the batteries banks can be kept constant improving the 
quality of load voltage and current. Moreover, in case of fault, the control algorithm can easily 
impose a null delivered power at the broken inverter, making the other one still operating at half the 
total rated power. 
Another interesting application of the dual 2-level inverter is ship propulsion, in particular 
fishing boats. The use of the converter in this application allows the fast change between two cruise 
modes: trawling and moving. During moving mode, the boats require low mechanical power 
whereas during trawling mode they require high power and high torque. This is a huge problem in 
the design of diesel engines because the operating conditions of the two modes are really different 
and the efficiency of the system can be optimized for a single operating condition. The system 
proposed to overcome the problem is the dual 2-level inverter fed by two diesel engines. The power 
sharing technique allows the diesel engines to work at the highest efficiency point, while is up to the 
control algorithm and the electrical part of the system to deliver the power to the screw. 
In the following, power sharing technique will be discussed. After a general dissertation which 
will introduce the theory above power sharing, two implementation ways will be described: one of 
them is quite easy to implement on a standard DSP based control board, but presents a worst control 
upon power  sharing than the other one.  
5.2. Power sharing  
5.2.1. Power sharing coefficient 
The electrical scheme of the dual 2-level inverter is represented in Figure 5.2. The voltages and 
currents directions given in Figure 5.2 will be used in the whole Chapter. To start the discussion 
about power sharing, (5.1) summarizes the Park transform of voltage and current systems. 
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In (5.1), α  is equal to πj3
2
e , whereas Ae  is the Park transform of inverter A outputs 1Ae , 2Ae  and 
3Ae . For inverter B outputs 1Be , 2Be  and 3Be , the opposite of their Park transform Be  is taken into 
account to simplify the following discussion. Load voltages 1v , 2v  and 3v  are associated to the 
complex vector v . The same relationship subsists among the currents: Ai  is associated to 1Ai , 2Ai  
and 3Ai , Bi  to 1Bi , 2Bi  and 3Bi , i  to 1i , 2i  and 3i . 
Moreover, (5.2) gives the relationships between converter configurations and inverters outputs 
or load voltages.   
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Substituting (5.2) in (5.1) leads to: 
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After this short introduction, power sharing can be faced. Considering a converter with 
efficiency equal to 1, the instantaneous load power and the instantaneous power asked to the 
sources are the same. If the efficiency of the converter has to be taken into account, the matter is to 
consider a coefficient in the following equations. So, being ( )tp  the requested load power, ( )tpA  
the power flowing through inverter A and ( )tpB  the power flowing through inverter B, (5.4) is the 
relationship existing among them. 
 
 ( ) ( ) ( )tptptp BA += . (5.4) 
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Figure 5.2: Dual 2-level inverter circuit and electrical quantities conventional signs. 
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A power sharing coefficient k  is introduced: it has been defined as the ratio between the 
power inverter A must deliver and the required load power. Considering (5.4), even the power 
delivered by inverter B is defined depending on coefficient k . Equation (5.5) summarises this 
concept.  
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A further step can be done expressing the powers delivered by the two inverters as the dot 
product between the respective voltage and current vectors, as (5.6) does.  
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A similar equation can be written even for the load power, obtaining (5.7). 
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Substituting (5.6) and (5.7) in (5.5), (5.8) is obtained. 
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Considering Figure 5.2, it can be noticed that inverter A output currents coincide with the load 
phase currents, whereas inverter B output currents are the opposites of the load phase currents, so 
(5.9) can be asserted. 
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Substituting of  (5.9) in (5.8) and considering inverters output voltage vectors ( Ae , Be ) in phase 
with the load voltage vector v  the simplification of the load current vectors in the dot products can 
be done and leads to (5.10). 
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Equation (5.10) has an important meaning: it asserts that the power sharing coefficient, which 
expresses the proportionality between inverters output powers and load power, even gives the 
proportionality between inverters output voltages and load voltage, under the hypothesis done 
above. So, to obtain power sharing, the control has to keep inverter output voltages in phase and 
proportional to the load voltage. 
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This concept is represented in Figure 5.3 where the output voltage vectors (blue and red) are 
drawn together to the load voltage and current (green). Regarding inverter B, the vector Be′  (dashed) 
represents the actual Park transform of output voltages 1Be , 2Be  and 3Be , whereas Be  is the 
opposite and it is the complex vector which will be taken into account in power sharing technique. 
As expressed by equation above, the voltage vectors  Ae , Be  and v  must be kept parallel and with 
the same scale factor existing between the powers: in case of  Figure 5.3, k has been chosen equal to 
3
2 . Due to the topology of the converter, only the load current is important, because inverters 
output current can be referred to it. To conclude this Section, it is better to specify that the same 
relationships existing among Ae , Be  and v , given by (5.10), can be even considered for the 
references *Ae , 
*
Be  and 
*v . So for any given *v  and k  (under the boundaries which will be 
discussed in the following), inverters references *Ae  and 
*
Be  are univocally determined. 
5.2.2. Duty-cycles determination 
Due to the geometrical symmetry existing among the generable vectors three regions can be 
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Figure 5.3: Voltage vectors for which the inverters are demanded. 
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Figure 5.4: Subdivision of d-q plane in three regions due to the 
symmetry of generable voltage vectors locus. Each colour 
indicates a different region, in particular Region ? is light 
green, Region ? is azurine and Region ? is pink.
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found called Region ?, Region ? and Region ?, as Figure 5.4 shows. Region ? is composed by 
the inner triangles highlighted by the light green zone in the picture, azurine middle triangles belong 
to Region ? and the outermost triangles with pink background constitute Region ?. The three 
regions just defined are important to simplify the treatment of power sharing because only one 
triangle for each zone must be analysed. Other triangles analysis is a direct consequence of the 
geometrical symmetry. 
In Figure 5.5 the voltage vectors used in the determination of duty-cycles are shown. It is 
supposed that the reference lays in Sector I, so even the references for each inverter belong to the 
same sector. Figure 5.5a) and b) show the vectors each inverter can use to synthesise its own 
reference: one null vector γe  and two active vectors αe  and βe . For both the inverters active vectors 
are the same because for inverter B is considered the opposite of the representative vector, as 
previously said. Figure 5.5c), d) and e) depict the vectors used by the dual 2-level inverter to 
synthesise its reference considering the three different zones. Figure 5.5c) is inherent to Region ?: 
the total vectors to be used are the null vector Cv  and the active vectors Av  and Bv . Figure 5.5d) 
concerns Region ?: the vector used are named in the same way, but represent different active 
vectors than in Figure 5.5a). Region ? is represented in Figure 5.5e). This choice to give the same 
names to different vectors will find the reason why in the following: in this way only one set of 
equations can describe all the three zones.  
To proper control the dual two level inverter it is necessary to determine three sets of duty-
cycles: for the whole converter, for inverter A and for inverter B. Given *v  and k , the first step in 
the calculus of duty-cycles is the determination of the references for both inverters: they can be 
found applying (5.11). 
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Figure 5.5: Voltage vectors used by the two inverters and by the whole converter to synthesise a 
reference inside Sector I. a) Inverter A voltage vectors; b) Inverter B voltage vectors; c) 
Whole converter voltage vectors for Region ?; d) Load voltage vectors in Region ?; e) 
Load voltage vectors in Region ?. 
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The determination of inverter A and inverter B duty-cycles exploits the same principle used in 
standard 2-level SVM. Considering that γe  is a null vector and being Aα , Aβ  and Aγ  respectively 
the duty-cycles of vectors αe , βe  and γe , (5.12) can be asserted. 
 
 βAαA
*
A eβeαe += . (5.12) 
 
Before continuing the discussion it is better to specify that the definition of a duty-cycle for null 
vector, which does not appear in (5.12), is important in the determination of the application times of 
converter configurations. Hence it is preferred to introduce this parameter here. The way to 
determine Aα  and Aβ  is well known: a little knowledge about vector algebra suggests to use the 
method of the reciprocal vector basis. 
For any real base vector its reciprocal is univocally determined by two conditions: i) the dot 
product between the real and the reciprocal vectors must be 1, ii) the reciprocal vector must be 
perpendicular to all other vectors of the base. The reciprocal vectors of αe  and βe  are given by 
(5.13). 
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Making a dot product between both members of (5.12) and both reciprocal vectors leads to the 
determination of duty-cycles Aα  and Aβ . Obviously, even Aγ  is determined because the sum of 
these three parameters is identically equal to 1. The duty-cycles of inverter A are given by (5.14). 
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The same procedure can be applied to determine inverter B duty-cycles Bα , Bβ  and Bγ  
respectively for vectors αe , βe  and γe . This leads to (5.15). 
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Unfortunately, the determination of the duty-cycles of the whole converter is harder than that of 
a single inverter. Being a , b  and c  the duty-cycles of the vectors Av , Bv  and Cv , (5.16) can be 
considered to make a general treatment. 
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 CBA
* vcvbvav ++= . (5.16) 
 
 Even if in Region ?, (5.16) can be simplified because Cv  coincide with the null vector, in other 
regions this does not happen. Hence the reciprocal basis of the three vectors must be found, but it 
depends on the specific regions. Anyway, a general algorithm can be found, considering a 
translation of the axis as Figure 5.6 suggests. Figure 5.6a), b) and c) depict the situations 
representative of Region ?, Region ? and Region ? respectively: the new axes considered are 
drown in yellow and are characterized by the prime symbol. The same happens for the vector in the 
new reference. Even if the translations in the three zone are different, the equations which will be 
written are the same. So, considering (5.16), the vector Cv  can be subtracted from both members.  
 
 CCBAC
* vvcvbvavv −++=− . (5.17) 
 
The duty-cycles a , b  and c  must have their sum identically equal to 1, so the vector added to 
the second member can be multiplied for this quantity without changing (5.17). 
 
 ( ) ( ) ( )CCCBCAC* vvcvvbvvavv −+−+−=− . (5.18) 
 
Moreover, a set of new vectors can be defined: 
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The vectors defined in (5.19) are the vectors in the new reference system and, as expected, their 
mathematical expression is independent of the Region in which the reference lays. Substituting 
(5.19) in (5.18) leads to one equations formally similar to (5.12). 
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To determine the two duty-cycles appearing in (5.20), the procedure described above for a 
single inverter can be used. The reciprocal basis can be defined and parameters a  and b  can be 
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Figure 5.6: Determination of the duty-cycles of the whole converter. a) Region ?; b) Region ?; c) Region ?. 
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found. Even the third duty-cycle is determined. Equation (5.20) gives the final expression for the 
three duty-cycles, in which the dependency on real vectors *v , Av , Bv  and Cv  is made explicit. 
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In this way, three sets of duty-cycles have been found, two of them are related to each single 
inverter, while the third one is related to the whole converter. The determination of the right 
application times of the configurations is possible using this parameters. 
5.2.3. Limit of power sharing coefficient k 
Considering the duty-cycles of both inverters constituting the dual 2-level converter, some 
boundaries must be provided. For any given couple of independent vectors in a 2-dimensional 
vector space, their span, using coefficients whose sum is less or equal to 1, is given by the set of 
vectors laying in the smallest convex region of the plane containing the initial vectors. With 
reference to Figure 5.7a), the smallest convex region containing vectors αe  and βe  is given by the 
triangle having αe , βe  and the segment between their tips as sides. In Figure 5.7a) the vector which 
can be synthesised by the inverter, *e , is represented, while in Figure 5.7b) another vector which is 
not allowed is drawn. 
These boundaries on the vectors which can be synthesised can be mathematically formalized 
imposing that each duty-cycles is included between 0 and 1. 
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Figure 5.7: Limits of the vectors generable by a single inverter. a) Allowed 
output; b) Not allowed output. 
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The definition of duty-cycles given in (5.15) and (5.14), together to (5.11), can be substituted in 
the twelve inequalities presented in (5.22). Assuming 
*jθ** evv =  and considering that for each of 
the six Sectors the dot product βα eje ⋅  is equal to the constant 223 u− , where u  is the amplitude of 
the phasors, (5.23) can be asserted. 
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In (5.23) there are only six inequalities because the others are less restrictive that the ones 
considered. The six inequalities depend on two parameters related to the reference, *v  and *θ , 
whereas the amplitude u  is only depending on the coefficient chosen for Park transform. The first 
three inequalities are related to the upper limit of power sharing coefficient k , while the last three 
are related to the lower limit. For any given reference *v , the limits of variation of parameter k  are 
given by the most strict among the first three inequalities and the most strict among the last three. 
In Figure 5.8a) all the six boundaries appearing in (5.23) are depicted for three different values 
of the modulation index m  defined in (5.24). 
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Figure 5.8: Limits of parameter k depending on the argument of the reference. a) All the six limits 
are drawn for three values of the modulation index: blue m=0.43, green m=0.5, red m=1. 
The solid line is referred to the upper limits, whereas the dash-dotted line is referred to 
lower limits; b) Most constraining upper and lower limits of k: blue m=0.43, green 
m=0.5, red m=1. 
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E2
v3m
*
= . (5.24) 
 
In particular, the blue lines are calculated for a modulation index equal to 0.43, the green lines 
concerns the limits when 5.0m = , while the red lines are referred to 1m = . The solid lines 
represent the upper limits of k , whereas the lower limits are drawn in dash-dotted stile. 
Among the upper and lower limits there are two that are the most constraining for any given 
value of *θ  and *v : they are given by the third and the sixth of (5.23). These two limits are drawn 
in Figure 5.8b), for the values of the modulation index given above. Unfortunately, the most 
constraining upper and lower limits vary depending on reference argument, as Figure 5.8b) shows. 
The calculus of the constrains of k  can be a very hard duty for the controller, in particular if it is 
a fixed-point architecture, so it can be preferred to implement a limit which depends only by the 
modulation index. These limits are represented in Figure 5.9 with the blue lines. 
Figure 5.9 shows that the range of variation of parameter k  changes a lot depending on the 
modulation index: at low indices the allowed interval is quite large and it decreases to a single value 
when the modulation index is 1. in particular, when the modulation index m  is less than 0.5, the 
power sharing coefficient k  can assume values greater than 1 or negative. This means that inverter 
A can deliver a power greater than the load one or can absorb power. The same will happen for 
inverter B because of (5.4): when inverter A produces more power than the necessary, inverter B 
absorbs the superfluous and vice versa. This peculiarity of the dual 2-level inverter allows to use the 
power stored in one battery bank to recharge the other one and can find some application even for 
diesel engines balancing. 
Actually, it has not been treated and simulated, assuming the violet lines of  Figure 5.9 as 
boundary for power sharing coefficient k : the chosen limits avoid a transfer of power even at low 
modulation indices.   
With reference to Figure 5.8b), the most constraining limit corresponds to an argument equal to 
30°.  In fact, among the maximum vectors generable by a single inverter, the one with argument 30° 
has the smallest modules as it could be inferred by Figure 5.7. So, (5.25) can be asserted assuming 
Eu 32= .  
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Figure 5.9: Limits of parameter k varying the modulation index. 
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Equation (5.25) refers to the blue limits of Figure 5.9, a further limitation must be considered for 
m  lesser than 0.5 to obtain the violet boundaries.  
5.3. Multilevel operation 
5.3.1. Determination of subduty-cycles 
The definition of inverters references and duty-cycles is not enough to achieve a proper 
multilevel operation of the converter. A synchronisation between inverters commutation must be 
done. For instance, the two references *Ae  and 
*
Be  can be synthesised by the two inverters 
separately, using a standard 2-level SVM technique, but this will lead to a phase voltage waveform 
similar to the one achieved by the two references modulation seen in the previous Chapter: the 
converter will always use all the possible voltage levels and not only the necessaries. 
A proper multilevel operation can be achieved exploiting the redundancies on the vectors 
generation peculiar of this converter. With reference to Figure 5.10, Table 5.1 reports the 
relationship between inverter A and B outputs and the vectors generated by the whole converter.  
For instance, in Figure 5.10a), the vectors used to synthesise the load voltage vector are Av , Bv  
and Cv  in Region ?; in this particular case they coincide with the vectors generable by a single 
inverter αe , βe  and γe . When one inverter generates an active vector, the other one must generate 
the null one as the first part of Table 5.1 shows. When the whole converter is demanded for a null 
vector, both inverters must generate their own null vector γe  which can be obtained using two 
different configurations. 
A similar consideration can be done for Region ?: in this case the inverters must generate the 
vector αe  simultaneously, when the whole converter is demanded for vector Av  (with reference to 
Figure 5.10c)). Both in Region ? and ?, five different configurations of the whole converter can 
 
 Region ? Region ? Region ? 
v  Av  Bv  Cv  Av  Bv  Cv  Av  Bv  Cv  
Ae  αe  γe  βe  γe  γe  αe  βe  βe  γe  αe  γe  αe  αe  βe  αe  γe  
Be  γe  αe  γe  βe  γe  βe  αe  γe  βe  γe  αe  αe  βe  αe  γe  αe  
Table 5.1:  Redundant vectors generation used in power sharing modulation. 
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Figure 5.10: Redundant vectors generation used in power sharing, the vectors of the whole converter 
are drawn in green, whereas the vectors generated by each inverter are violet. a) Voltage 
vectors in Region ?; b) Voltage vectors in Region ?; c) Voltage vectors in Region ?. 
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be used. 
Nevertheless, Region ? wander from the other two because there are two configurations for 
each vectors the whole converter can be demanded. So, there are six configurations to manage in 
Region ?: it will lead to an indefiniteness of the system of equations related to this region. 
A further step can be done defining the switching sequences used for the SVM. To do this task, 
two principles have been taken into account: i) equally subdivide the commutation among all the 
legs composing the converter, ii) minimize the numbers of commutations the whole inverter has to 
do in the transition between two adjacent configurations. 
In Table 5.2, the configurations presented in Table 5.1 are rearranged trying to have a single leg 
commutating at each step. 
Unfortunately, this is achieved for Region ? and Region ?, but not for Region ?: the second 
step of inverter A, is applying the null vector γe  which can be linked to one of the two active 
vectors. In this point avoiding a double commutation is impossible and will be discussed in the 
following. By now, it is necessary to determine the application time of each configuration. This 
operation can easily be done considering Table 5.2 and express their dependency on inverters duty-
cycles. 
Equation (5.26) gives the subduty-cycles a′ , a ′′ , b′ , b ′′  and c  proper of Region ?: parameters 
a′ , a ′′ , b′  and b ′′  are found as function of inverter duty-cycles, whereas c  is directly one duty-
cycle of the whole converter. 
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Considering Region ?, the system of equation given in (5.27) can be obtained which 
characterize the relationship among a′ , a ′′ , b′ , b ′′ , c′ , c ′′  and the duty-cycles found in the 
previous Section for the two inverters.  
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 Region ? Region ? Region ? 
Ae  αe  βe  γe  αe  γe  βe  γe  βe  αe  
δA Aα  Aβ  Aγ  Aα  Aγ  Aβ  Aγ  Aβ  Aα  
δB Bγ  Bβ  Bα  Bγ Bβ  Bα  Bγ Bα  Bβ Bγ
Be  γe  βe  αe  γe  βe  αe  γe  αe  βe  γe  
v  Av  Bv  Cv  Bv  Av  Cv  Av  Bv  Cv  Av  Bv  Cv  Bv  Av  Bv  Cv
δ a′  b′  c  b ′′  a ′′  c′  a′  b′  c ′′  a ′′  b ′′ c′  b′  a′  b ′′  c ′′  
Table 5.2: Switching sequence base for the three Regions. 
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In the same way as Region ? , subduty-cycles a , b′ , b ′′ , c′  and c ′′  characterizing Region ? 
are given by (5.28). Even in this case, one parameter coincides with a duty-cycle of the whole 
converter.  
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To obtain the desired application times, the calculated subduty-cycles must be multiplied for the 
SVM period.         
5.3.2. Indefiniteness of region 2  
Considering Region ?, (5.27) must to be solved to obtain the values of the subduty-cycles. 
Unfortunately, this system of equations is indefinite: adding all the six equations and considering 
the properties of the duty-cycles an identity is obtained. Hence, (5.27)can be parameterized using 
one of the six subduty-cycles, for instance c′ . This leads to (5.29). 
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Obviously, even the range of variation of parameter c′  can not sweep all the real values, but are 
limited by the condition that all the six subduty-cycled must be included between 0 and 1, as any 
other duty-cycle. Imposing these conditions leads to a system of twelve inequalities which depend 
on *v  and  k . Anyway, only six among the twelve inequalities are the most constraining for each 
values of  *v  and  k . 
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Dependently on the actual values of *v  and  k , the most constraining inequalities among the 
first and the second group of (5.30) must be found to catch the boundaries. This is a hard task, 
especially before the substitution of (5.24), (5.14) and (5.21). In the final implementation, it was 
preferred to calculate the duty-cycles and then find the boundaries of parameter c′  in each period.   
Some examples of boundaries over parameter c′  are depict in Figure 5.11. Figure 5.11a) shows 
the limits given by (5.30) varying reference angle *θ  with power sharing coefficient equal to 0.5 
and a reference amplitude of E2
3 . The inequalities of the first group are represented by solid lines, 
whereas the ones of the second group are associated to dash-dot lines. For any given *θ , the most 
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constraining limits define two curves drawn in Figure 5.11b). The dashed area represents the set of 
admissible values for the parameter c′ . Figure 5.11c) represents the six limits in a different 
situation: now k is equal to 0.43 and the reference amplitude is E. Among these six lines, only the 
two represented in Figure 5.11d) are the limits of variation for parameter c′ . Even in this case the 
dashed area is the set of allowed value for the parameter. Figure 5.11e) and f) are related to 0.5k =  
and 32
*v = . In this case Region ? is 60° wide. Figure 5.11e) depicts all the six limits, whereas the 
most constraining boundaries are shown Figure 5.11f). 
Considering Figure 5.11b), d) and f), it is possible to understand how narrow and different are 
the boundaries over parameter c′  varying *θ : this lead to a difficult implementation, in particular 
with a fixed point architecture because a little error in the calculation can lead to a value of c′  
outside the limits. 
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Figure 5.11: Limit of parameter c’ as function of reference angle q. a) Fundamental limits with 
k=0.5 and v=1.15E; b) Most constraining limits with k=0.5 and v=1.15E; c) Fundamental 
limits with k=0.43 and v=E; d) Most constraining limits with k=0.43 and v=E; e) 
Fundamental limits with k=0.8 and v=0.667E; f) Most constraining limits with k=0.8 and 
v=0.667E. 
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The limits over parameter c′  come from the inequalities which impose that each subduty-cycles 
must be greater or equal to 0. This means that for any given k  and *v , one subdyty-cycle is zeroed 
when  c′  coincides with one of its limits, reducing the switching sequence presented in Table 5.2 to 
five steps like in other Regions. 
5.3.3. Switching tables construction 
Before having determined the subduty-cycles for the configurations presented in Table 5.2, 
more complex switching tables can be constructed to give more continuity to the adjacent 
configurations as well as the passage from 5-step to 7-step in standard 3-phase SVM. 
Considering Region ?, Table 5.3 reports the switching table used when the reference lays on 
this zone. Each leg of the six composing the dual 2-level inverter commutates at the same mean 
frequency: in a cycle each leg changes state twice. 
Moreover, it is possible to see that all the commutations take place involving a single leg. This 
means that, during dead times, the output coincide with the previous or the next vector, but both of 
them are allowed for a proper multilevel modulation. 
In Table 5.4 the switching table chosen for Region ? is shown. Even the switching table for this 
Region the mean switching frequencies of each leg are the same, but there are some problem 
concerning the number of legs involved in the commutations. 
Indeed, considering the configurations highlighted with red states in Table 5.4, it is clear that the 
commutations take place changing the states of two legs at the same time. This has repercussions on 
the output voltage during dead times, which can be a vector outside the set of the admissible ones as 
discussed on the next section. It is possible to change this switching table, exploiting the possibility 
 
v  Bv  Cv  Av  Bv  Cv  Bv  Av  Cv  Bv  Av  Cv  Av  
Ae  γe  αe  βe  γe  βe  αe  γe  
1As  0 0 1 1 1 1 1 1 1 1 0 0 
2As  0 0 0 1 1 1 1 1 1 0 0 0 
3As  0 0 0 0 1 1 1 1 0 0 0 0 
1Bs  0 0 0 0 0 0 0 1 1 1 1 0 
2Bs  0 0 0 0 0 0 1 1 1 1 1 1 
3Bs  1 0 0 0 0 1 1 1 1 1 1 1 
Be  βe  γe  βe  αe  γe  αe  
Table 5.3: Switching table for Region ?. 
 
v  Cv  Av  Bv  Cv  Av  Bv  Bv  Av  Cv  Bv  Av  Cv  
Ae  αe  γe  βe  γe  αe  
1As  1 1 0 0 1 1 1 1 1 1 1 1 
2As  0 0 0 0 1 1 1 1 1 1 0 0 
3As  0 0 0 0 0 0 0 0 1 1 0 0 
1Bs  0 0 0 0 0 1 1 0 0 0 0 0 
2Bs  0 0 0 1 1 1 1 1 1 0 0 0 
3Bs  0 1 1 1 1 1 1 1 1 1 1 0 
Be  γe  βe  αe  γe  αe  βe  γe  
Table 5.4: Switching table for Region ?. 
 125
to zero the application time of one configuration, but this method is not yet implemented in a real 
set-up neither in simulation. 
Table 5.5 concerns Region ?. The switching table for this Region is very close to the one found 
for Region ?, but obviously, the applied vectors are different.  
As Region ?, Table 5.5 keeps the same switching frequency for all the six legs and requires a 
single leg commutating at each step.  
To conclude this Section, a general specification must be done: the switching tables which have 
been presented are composed by twelve steps, but only six subduty-cycles are available. A careful 
analysis of  Table 5.3, Table 5.4 and Table 5.5 will show that each configuration appears two times, 
so the six subduty-cycles can be split in two equal parts to achieve the application times. For the 
proposed switching tables.  
5.4. Dead-times effects 
5.4.1. Double commutation effects 
In real systems, dead-times have to be used to avoid DC bus short-cuts due to the different turn-
on and turn-off delays of  IGBTs. The introduction of dead times adds to the ideal sequence a short 
time interval in which the output voltage is not imposed by the converter state, but by load currents. 
 In Table 5.4, it has been seen there are two commutations which involve two legs. In the ideal 
case, there is no problem in this kind of switching tables because the commutations are considered 
instantaneous, so the converter passes from a defined state to another defined state. 
 
v  Bv  Cv  Av  Bv  Cv  Bv  Av  Cv  Bv  Av  Cv  Av  
Ae  γe  αe  βe  γe  βe  αe  
1As  0 1 1 1 1 1 1 1 1 1 1 1 
2As  0 0 0 0 0 0 1 1 1 0 0 0 
3As  0 0 0 0 0 0 0 1 0 0 0 0 
1Bs  0 0 0 0 0 0 0 0 0 0 1 0 
2Bs  1 1 0 0 0 1 1 1 1 1 1 1 
3Bs  1 1 1 0 1 1 1 1 1 1 1 1 
Be  αe  βe  γe  βe  αe  γe  αe  
Table 5.5: Switching table for Region ?. 
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Figure 5.12: Leg output during dead times. a) When the current 
is being drawn from the leg the output is 0; b) When the 
current is entering in the leg the output is E.   
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Figure 5.12 shows the effect of dead times on leg output. In Figure 5.12a) is depicted the 
electrical circuit existing when the current is being drawn from the leg which will be considered 
positive in follow discussion. In this case the current passes through the lower diode and the output 
is zero. In Figure 5.12b) the opposite case is shown. Here the current is entering the leg and it will 
be considered negative. The current passes through the upper diode and the DC sources, so the leg 
output is equal to E. 
When only one leg is involved in the commutation, dead-times delays or anticipates output 
changes. Dependently on the current direction, the output will be the one before or after dead-time: 
both of them belong to the set of allowed voltage vectors and this situation will not give any 
problem but a different mean value of the output itself.  
When two legs are involved in commutation, the indefiniteness of the output during dead-times 
may lead to apply wrong voltage vectors to the load, meaning the load voltages will be affected by 
spikes. Figure 5.13 gives an example of what may happen using vector representation. Figure 5.13a) 
shows the state of the converter before the dead-time: the voltage vector Av , which belongs to the 
set of correct vectors, is applied. Figure 5.13b) depicts the situation during dead-time in which a 
vector outside the correct ones is output. This creates voltage spikes in two phases at least. After 
dead-time, when the output is imposed by the switch state again, the correct output Bv  is given as 
Figure 5.13c) shows. 
5.4.2. Analysis of different configurations 
The double commutations in Table 5.4 can be deeply analysed to understand which kind of 
effects dead-times have. The first double commutation in the switching table involves two legs 
a) b) c) 
q 
? 
vA 
d 
Previous 
configuration q 
? 
d 
wrong 
Dead-time 
configuration q 
? 
vB 
d 
Following 
configuration 
 
Figure 5.13: Example of dead-time effect on the output. a) Output before dead-time; b) Output during 
dead-time; c) Output after dead-time. 
 
 Cv  Unknown Av  
States γe  Unknown βe  
s1A 0 x1 1 
s2A 0 x2 1 
s3A 0 0 0 
s1B 0 0 0 
s2B 1 1 1 
s3B 1 1 1 
States αe  αe  αe  
Table 5.6: First kind of double commutation. 
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belonging to the same inverter but in different phases. The output of inverter A passes from the null 
vector, related to αe , to the active vector βe  making phase 1 and phase 2 commutate at the same 
time. The configurations before and after the dead-time are shown in Table 5.6. The column in the 
between represents the configuration the inverter assumes during dead-time: the indefiniteness of 
inverter state is highlighted using the two variable 1x  and 2x  which may assume the values 0 or 1 
dependently on current directions.  
Because the directions of two independent currents have to be taken into consideration, four 
cases must be analysed. The conditions which lead to these four cases are given by (5.31).  
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During dead-time, a different output vector is obtained for each one of the four cases just shown. 
To find out the output voltage vector, the values assumed by 1x  and 2x  can be substituted in the 
undetermined configuration. Table 5.7 reports all the four possible states the dual 2-level inverter 
can assume. 
In particular, the whole converter outputs are shown in the second row. Three configurations 
produce an admissible output vector. The first and the fourth configurations give the same outputs 
as before or after the dead-time. The second configuration generates another admissible vector, but 
some spikes can be present on the load voltages. Anyway, these spikes are limited in amplitude and 
can be accepted. The configuration that is completely wrong is the third one which produces an 
output vector outside the set of the correct ones. 
The conditions on the currents of phase 1 and phase 2 which lead to the wrong configurations 
are summarized in (5.32). 
   
 ( ) ( )0i0i 21 >∧< . (5.32) 
 
In Figure 5.14 a vector representation of the current conditions expressed by the previous 
equation is given. In this picture phase 1 and phase 2 axes are drawn in light-blue and in orange 
 
i) ii) iii) iv) 
 
Cv  Bv  αe2  Av  
Av  γe  πj3
2
ue  αe  βe  
s1A 0 0 1 1 
s2A 0 1 0 1 
s3A 0 0 0 0 
s1B 0 0 0 0 
s2B 1 1 1 1 
s3B 1 1 1 1 
Bv  αe  αe  αe  αe  
Allowed OK OK NO OK 
Table 5.7: The four possible configurations during dead-time in the 
first kind of double commutation. 
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respectively. For any given value of the load current vector i , its component on each phase can be 
found projecting it on phase axes. Hence, it is possible to identify the region of plane where a 
particular condition on the phase currents must exist. 
The half-plane in which 1i  is greater that 0 is filled in light-blue and the half-plane where 2i  is 
negative is filled in orange. Their intersection is filled with the fusion of both colours. Hence, the 
slice of plane in which (5.32) can be asserted is not filled at all. If the current vector lays in this 
slice, during dead-time in the commutation analysed, a wrong voltage vector will be certainly 
applied. 
A similar analysis can be done for the second double commutation of  Table 5.4. This 
commutation involves phase 2 and phase 3 legs of inverter A which must commutate 
simultaneously. Table 5.8 shows the configurations of the dual 2-level inverter just before and just 
after the commutation takes place. The middle column depicts the configuration during dead-time.  
Even in this case two phases have an undefined state which depends on the direction of the 
currents through phase 2 and phase 3. All the four possible cases are given by (5.33). 
  
q 
d Phase 1
Phase 3 
Phase 2 
v* 
Not 
allowed 
i2 < 0 
i1 > 0 
 
Figure 5.14: First kind of double commutation. Vector 
representation of load current conditions highlighting 
the slice of plane in which the current vector must lay to 
generate admissible voltage vectors during dead time. 
 
 Bv  Unknown Av  
States γe  Unknown αe  
s1A 1 1 1 
s2A 1 x2 0 
s3A 1 x3 0 
s1B 0 0 0 
s2B 0 0 0 
s3B 1 1 1 
States βe  βe  βe  
Table 5.8: Second kind of double commutation. 
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Table 5.9 reports in detail all the possible configurations the dual 2-level inverter can assume in 
front of  the different states of the legs. 
Even in this case there are three configurations which generate an output vector belonging to the 
set of the correct ones. In particular the first and the fourth configurations produce output voltages 
which are respectively the one before and the one after dead-time. As in the previous case, the 
second configuration generates an admissible output voltage, even if it can produce some spikes. On 
the contrary, the third is not admissible at all.  
In Figure 5.15 the slices of d-q plane in which the current vector can lay without giving 
problems are filled in orange and green. Respectively, in the orange region 2i  is positive and in the 
q 
d Phase 1 
Phase 3 
Phase 2 
v* 
Not 
allowed 
i2 > 0 
i3 < 0 
 
Figure 5.15: Second kind of double commutation. Vector 
representation of load current conditions highlighting 
the slice of plane in which the current vector must lay to 
generate admissible voltage vectors during dead time. 
 
i) ii) iii) iv) 
 
Av  Bv  βe2  Cv  
Av  αe  πj3
2
ue  βe  γe  
s1A 1 1 1 1 
s2A 0 0 1 1 
s3A 0 1 0 1 
s1B 0 0 0 0 
s2B 0 0 0 0 
s3B 1 1 1 1 
Bv  βe  βe  βe  βe  
Allowed OK OK NO OK 
Table 5.9: The four possible configurations during dead-times in the second 
kind of double commutation. 
 130
green one 3i  is negative. If the current vector lays in the slice not filled, then there will be spikes 
during dead-times. 
In Figure 5.14 and Figure 5.15 the limits of current vector admissibility have been found. To 
avoid wrong configurations in the whole switching table presented in Table 5.4, the current vector 
must lay in the intersection of the two slices. 
This region is filled with yellow in Figure 5.16. It is important to underline that the line of 
argument just described is related to Sector I, so the reference voltage vector must lay in the azurine 
triangle. Considering the worst cases, the current may lead or lack the voltage reference of no more 
than 30° without producing not allowed vectors.        
Certainly, the analysis of all the other odd Sectors can be retraced to the one of Sector I due to 
symmetry reasons. Some doubts can be allowed for the even Sectors, but proceeding with the same 
line of argument will lead to similar conclusions. After having built the switching table for Sector II 
with the same vector sequence as Table 5.4 and having found out the two double commutations 
there will be, it is possible to catch the conditions on the current to generate an allowed vectors 
q 
d Phase 1 
Phase 3 
Phase 2 
v* 
No 
spikes 
 
Figure 5.16: Slice of d-q plane in which the current 
vector can lay without producing not allowed 
voltage output during dead-times. 
i1 > 0 
q 
d Phase 1
Phase 3 
Phase 2 
v* 
Not 
allowed 
i3 < 0 
a) 
i1 < 0 
q 
d Phase 1 
Phase 3 
Phase 2 
v* 
Not 
allowed 
i2 > 0 
b) 
 
Figure 5.17: Vector representation of load current conditions highlighting the slice of plane in which the 
current vector must lay to generate admissible voltage vectors during dead time for Sector II. a) 
First double commutation; b) Second double commutation. 
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during dead-times in both the double commutations. These conditions are depicted by Figure 5.17a) 
and b), respectively for the first and the second double commutation. 
The intersection of the slices found for both commutations is the region of d-q plane in which 
the current vector may lay without producing not allowed outputs during dead-times. This region is 
filled with yellow in Figure 5.18. Even in this case the current vector can lead or lack the voltage 
reference of no more than 30° without producing any wrong voltage vectors during dead-times. 
5.4.3. Other possibilities 
Table 5.4 can be rearranged, but two double commutations are intrinsically present. It is possible 
to build a switching table with the same kinds of double commutations as Table 5.4 in inverter B. 
The analysis of this switching table does not add anything new to the previous discussion. 
Anyway there is the possibility to separate the double commutation between the two inverters, 
as shown in Table 5.10. 
Unfortunately, a fast glance at this switching table shows that the switching frequencies of the 
six legs are not the same, and this could have an important consequence on converter performances. 
Moreover, the analysis of double commutations reveals some regrettable aspects. Indeed, the legs 
involved in the first double commutation belong to the different inverters, but to the same phase. 
This means that the state assumed by the two leg are mutually dependent, in particular if the current 
q 
d Phase 1 
Phase 3 
Phase 2 
v* 
No 
spikes 
 
Figure 5.18: : Slice of d-q plane in which the current 
vector can lay without producing not allowed voltage 
output during dead-times for Sector II.
 
v  Bv  Cv  Av  Av  Cv  Bv  Bv  Cv  Av  Av  Cv  Bv  
Ae  βe  αe  βe  γe  βe  αe  βe  
1As  1 1 1 1 1 1 1 1 1 1 1 1 
2As  1 0 0 1 1 1 1 1 1 0 0 1 
3As  0 0 0 0 1 1 1 1 0 0 0 0 
1Bs  0 0 0 0 0 0 0 0 0 0 0 0 
2Bs  0 0 0 1 1 0 0 1 1 0 0 0 
3Bs  0 0 1 1 1 1 1 1 1 1 0 0 
Be  γe  βe  αe  βe  αe  βe  γe  
Table 5.10: Alternative switching table for Region ?.   
 132
enters in one inverter will be drawn from the other. Hence, the state of the two legs must be 
opposite: only two cases are possible. The two possible configurations can be assumed are 
summarized in Table 5.11. 
Assuming that the phase current 2i  is positive when it is drawn from inverter A, (5.34) 
expresses its relationship with the leg states. 
 
 
0x
1x
0i)
1x
0x
0i)
2B
2A
2
2B
2A
2 =
=⇒<=
=⇒> iii . (5.34) 
 
Unfortunately, during dead-times, the dual 2-level inverter produces an output vector not 
allowed in both conditions, 0i2 >  and 0i2 < . The output is αe2 , when the current is positive, 
whereas it is equal to βe2 , when the current is negative. Both vectors clearly do not belong to the 
set of correct one for Region ?. 
The same line of reasoning can be conducted for the other double commutation. Even in this 
commutation the legs involved belong to the same phase and their states during dead-time will be 
opposite. In Table 5.12 the transition constituting the second double commutation is shown. 
It can be seen that this transition happens in the opposite direction of the previous one. It can be 
demonstrated that the conditions deriving from a particular commutation are the same deriving from 
the opposite transition. Hence, even in this commutation the current imposes a wrong output vector 
during dead-times. 
 Av  Unknown Av  
States αe  Unknown βe  
s1A 1 1 1 
s2A 0 x2A 1 
s3A 0 0 0 
s1B 0 0 0 
s2B 0 x2B 1 
s3B 1 1 1 
States βe  Unknown αe  
Table 5.11: Third kind of double commutation. One 
commutation in each inverter. 
 
 Av  Unknown Av  
States βe  Unknown αe  
s1A 1 1 1 
s2A 1 x2A 0 
s3A 0 0 0 
s1B 0 0 0 
s2B 1 x2B 0 
s3B 1 1 1 
States αe  Unknown βe  
Table 5.12: Fourth kind of double commutation. 
One commutation in each inverter. 
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To conclude, the switching table presented in Table 5.4 is the best solution has been found, 
however it is possible that better solution could exist. Indeed , this switching table imposes the same 
switching frequency to all the legs and allow to generate acceptable voltage vectors during dead-
times if the load current is no more that 30° out of phase in the respect of the synthesised voltage. In 
other cases some spikes will be present.    
5.5. Six-step implementation 
5.5.1. Power sharing achievement 
Another way to implement power sharing is exploiting the last modulation seen in the previous 
Chapter. A six-step operation is imposed to one inverter, whereas the other one is made commutate 
at high frequency to synthesise the different between the reference and the output of the first 
inverter. This modulation can even be implemented in a digital way: one switching table can be 
built for each region.  
In the discussion of this modulation all the four triangles belonging to a Sector will be analysed 
separately to quantify the powers delivered by the inverters, but a general analysis can be done to 
determine how the inverter share the power. For this purpose, Table 5.13 can be considered. 
 The first row represent inverter A operations: in the first part of the period ST  it synthesises the 
vector corresponding to the difference between reference *v  and the vector Cv , in the second part it 
constantly produces the vector Cv . Inverter B operates in the same way, but in reverse order. To 
 q 
d 
q 
d 
q 
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v* 
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vC 
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vC ?
vC 
v*- vC 
v*- vC 
v*- vC 
v* 
v* v* 
 
Figure 5.19: Characterisation of the voltage vectors dependently on the Region.  
 
Ae  C* vv −  Cv  
Be  Cv  C* vv −  
Application time SξT  ( ) STξ1−  
Table 5.13: Application times of mean vectors. 
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share the power, the parameter ξ  has been introduced as the ratio between the period ST  and the 
first part. Varying parameter ξ  implies changing the duration of the two parts in which the period 
has been decomposed. This means varying the mean vectors the two inverter synthesise and the 
powers they deliver. The characterisation of the voltage vectors presented in Table 5.13 for the four 
Regions is given in Figure 5.19.  
The mathematical expressions of the mean vectors produced in a period by the two inverters are 
given by (5.35).  
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. (5.35) 
 
As expected, the outputs produced by the inverters depend on the parameter ξ . Managing 
(5.35), (5.36) can be obtained. 
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The power delivered by the two inverters can be found as the dot product of the current vector 
i , which is the same for both the inverters, and the voltage vectors they produce which can be out 
of phase. Being Ap  and Bp  respectively the power delivered by inverter A and inverter B, (5.37) 
can be asserted. 
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The powers delivered by the two inverters are composed by two quantities: the first one is a 
fraction of the total power and the second is the same for both inverters (in one case it is added and 
in the other case it is subtracted). In (5.38) the total power p  and the mutual power are defined. 
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Substituting (5.38) in (5.37), a compact relationship can be found. 
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Equation (5.39) clearly shows how  controlling parameter ξ  allows the sharing of the powers 
delivered by the two inverters. In this case, the range of variation is well defined: parameter ξ  can 
assume any value between 0 and 1. Unfortunately, the functions expressing the relationships 
between ξ  and the power delivered by the two inverters are quite complicated. 
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5.5.2. Analysis of delivered powers 
The analysis of delivered powers must be conducted referring to a particular triangle. Before 
starting the characterisation of delivered power, some definitions will be given. The reference 
vector *v  can be expressed using the polar form, as well as the current vector. 
 
 jψjθ** ieievv
* == . (5.40) 
 
The vector Cv , which depends on the triangle in which the reference vector lays, can be defined 
using the following equation, where the amplitude u  can assume the values 0 or 1 and the 
argument Cθ  can assume the values 0° and 60°. 
 
 CjθC Ee3
2uv = . (5.41) 
 
Moreover, the modulation index can be used to define the amplitude of the reference and to 
simplify the equations. Using the modulation index, (5.40) becomes: 
 
 
*jθ* me
3
E2v = . (5.42) 
 
Introducing (5.42), (5.41) and (5.40) in (5.38) a new expression of the total and mutual power 
can be found. 
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Substituting (5.43) in (5.39) leads to the equation which will be characterized for the four 
regions. 
 
 
( ) ( ) ( )[ ]
( ) ( ) ( ) ( )[ ]⎪⎩⎪⎨
⎧
−−−−−=
−−+−=
ψθcos2ξ1uψθcosξ1m3iEp
ψθcos2ξ1uψθcosmξ3iEp
C
*
B
C
*
A . (5.44) 
 
Considering Region ?, the vector Cv  coincides with the null vector, so 0u = . Substituting this 
in (5.44) leads to the equations characteristics of this Region. 
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Region ? and ? have the same conditions on the vector Cv . For both Regions u  is equal to 1 
and the angle Cθ  is zero. 
 
 
( ) ( ) ( )[ ]
( ) ( ) ( ) ( )[ ]⎪⎩⎪⎨
⎧
−−−−=
−+−=
ψcos2ξ1ψθcosξ1m3iEp
ψcos2ξ1ψθcosmξ3iEp
*
B
*
A . (5.46) 
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Finally, in Region ? the vector Cv  is defined by an amplitude u  equal to 1 and an argument 
Cθ  equal to 3π  radians. This leads to (5.47). 
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Table 5.14 summarizes all the equations found for the power delivered by the inverters in the 
different Regions. 
5.5.3. Limits of delivered power 
Using Matlab, some graphics have been drawn to make clear how this power sharing 
methodology works. When the modulation index is less than 0.5, only Region ? is crossed by the 
reference. Hence, only (5.45) is used meaning the power is shared proportionally to the coefficient 
ξ . For all the following figures the DC sources give 100 V and the current has an amplitude of 10 A 
lagging the voltage of 30°. Figure 5.20a) shows the powers delivered by the two inverters with a 
 
 u θC Powers ( )ψθcosmξ3iEp *A −=  ? 0 NA ( ) ( )ψθcosξ1m3iEp *B −−=  ( ) ( ) ( )[ ]ψcos2ξ1ψθcosmξ3iEp *A −+−=  ? 1 0 ( ) ( ) ( ) ( )[ ]ψcos2ξ1ψθcosξ1m3iEp *B −−−−=  ( ) ( ) ( )[ ]ψcos2ξ1ψθcosmξ3iEp *A −+−=  ? 1 0 ( ) ( ) ( ) ( )[ ]ψcos2ξ1ψθcosξ1m3iEp *B −−−−=  ( ) ( ) ( )[ ]ψcos2ξ1ψθcosmξ3iEp 3π*A −−+−=  ? 1 
3
π  ( ) ( ) ( ) ( )[ ]ψcos2ξ1ψθcosξ1m3iEp 3π*B −−−−−=  
Table 5.14: Delivered powers in the four Regions. 
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Figure 5.20: Power sharing with a modulation index of 0.4 and coefficient ξ equal to 0.5. 
The current is lagging the voltage of 30°. a) Powers delivered by the two inverters, 
blue line is inverter A power, red line is inverter B power; b) Load power (green line) 
and mutual power (cyan line). 
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modulation index equal to 0.4 and a coefficient 0.5ξ = . The red and the blue lines coincide and 
both inverters deliver 300 W which correspond to half the load power. Figure 5.20b) shows the load 
power (green line) and the mutual power (cyan line). Because the reference is in Region ? the 
mutual power is zero. 
Figure 5.21a) depicts the delivered powers in the same conditions as the precious case, but with 
a coefficient ξ  equal to 0.8. Now the power delivered by inverter A is higher than the power 
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Figure 5.21: Power sharing with a modulation index of 0.4 and coefficient ξ equal to 0.8. 
The current is lagging the voltage of 30°. a) Powers delivered by the two inverters, 
blue line is inverter A power, red line is inverter B power; b) Load power (green 
line) and mutual power (cyan line). 
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Figure 5.22: Power sharing with the modulation index equal to 0.7. a) Power delivered by inverter A 
(blue) and inverter B (red) with a coefficient ξ equal to 0.5; b) Load power (green) and mutual 
power (cyan) with a coefficient ξ equal to 0.5; c) Power delivered by inverter A (blue) and inverter 
B (red) with a coefficient ξ equal to 0.8; d) Load power (green) and mutual power (cyan) with a 
coefficient ξ equal to 0.8. 
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delivered by inverter B. In particular, inverter A supplies 480 W, whereas inverter B supplies 120 
W. The load power and the mutual are not affected by the different value of coefficient, as Figure 
5.21b) shows. 
Figure 5.22 is related to a modulation index equal to 0.7, so the reference crosses the three 
outermost Regions (?, ? and ?). The magenta dash-dotted lines outline the three Regions. Figure 
5.22a) represents the delivered powers when 0.5ξ = , so the two inverters equally share the load 
power and the coefficient which multiply the mutual power in (5.44) is zero. Anyway, when the 
reference is not in the inner region, the mutual power is different from zero, as Figure 5.22b) shows. 
A discontinuity can be noticed in the mutual power. To understand the reason of this, it has to be 
considered that the reference crosses Regions ?, ? and ? passing from the left to the right. The 
vector Cv  is the same for both Regions ? and ?, but is changes for Region ? inducing the 
discontinuity. The same happens on the delivered power when the coefficient ξ  is equal to 0.8 as 
shown in Figure 5.22c). In this case the delivered power are composed by either a part of load 
power and a part of mutual power creating the blue and the red lines in Figure 5.22c). 
Unfortunately, the delivered power are no more proportional to coefficient ξ . Moreover, in this 
case, augmenting ξ  means decreasing inverter A power in opposition to the two cases with 
modulation index equal to 0.4. The average powers delivered by inverter A and inverter B are 
respectively 439 W and 610 W. As expected by (5.43), the load power and the mutual power do not 
change in front of a modification of coefficient ξ : Figure 5.22d) and b) represent the same 
quantities. 
Figure 5.23 shows the powers delivered by the two inverters when the modulation index is equal 
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Figure 5.23: Power sharing with the modulation index equal to 1. a) Power delivered by inverter A (blue) 
and inverter B (red) with a coefficient ξ equal to 0.5; b) Load power (green) and mutual power 
(cyan) with a coefficient ξ equal to 0.5; c) Power delivered by inverter A (blue) and inverter B 
(red) with a coefficient ξ equal to 0.8; d) Load power (green) and mutual power (cyan) with a 
coefficient ξ equal to 0.8. 
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to 1, meaning that the maximum rotating vector is synthesised. In the pictures there is a magenta 
line which divides Region ? by Region ?. Figure 5.23a) shows the delivered power when the 
converter is demanded for ξ  equal to 0.5. Both inverters deliver the same power which is not 
affected by the discontinuity on the mutual power. Figure 5.23b) shows the load power and the 
mutual power in the same conditions as Figure 5.23a). Figure 5.23c) depicts the delivered powers 
when the coefficient ξ  is equal to 0.8. The mutual power gives a contribution to the delivered 
powers which now present the discontinuity. Even in this case Figure 5.23d) and b) show the same 
quantities because the load power and the mutual power are not affected by parameter ξ . 
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Chapter 6  
Power sharing simulations 
6.1. Introduction 
6.1.1. Simulation environment 
The power sharing technique described in the previous Chapter has been implemented in Matlab 
Simulink. The choice of this environment was made due to its simplicity because the aim of 
simulations were to prove the effectiveness of the power sharing algorithm rather than to examine 
the effects of switching tables on voltage and current throughout the switches during commutations.  
Simulink offers an embedded set of tools (SimPowerSystems) for the simulation of electrical 
systems which was used to build converter circuits. Even if SimPowerSystems tool is not so 
accurate as pSpice can be, it offers an easy way to simulate both system and control circuits. Indeed, 
Simulink standard blocks can be used to implement the control algorithm and they can be easily 
connected to SimPowerSystems blocks (Figure 6.1). 
In this way, the control algorithm is easy to implement and well integrated with the circuit it has 
to gate. On the contrary, making the control circuit in pSpice could be very difficult because it is an 
environment devoted only to circuit simulation. Certainly pSpice makes a more precise estimation 
of currents and voltages in the circuit, but it requires a lot of time spent in planning how to control 
the system. Moreover, pSpice is a quite time expensive environment because it uses a lot of disk 
space to store all the signals in the netlilst. 
 
 
SimPowerSystem 
Tool 
 
Simulink 
 
Figure 6.1: Graphical example of the interconnection between Simulink 
and SimPowerSystem tool used in the simulation of the dual 2-
level inverter. 
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For these reasons, Matlab-Simulink was preferred to other simulation software. 
6.1.2. Simulink S-Function 
An interesting block of Simulink environment is S-Function (Figure 6.2): this block was born 
specifically to implement continuous and discrete systems in the input-state-output form. Hence, 
Matlab user can employ S-Functions to describe systems which are not present in Simulink library 
writing them in M-code. The simplicity of M-code and S-Function structure allows the user to make 
up the simulation easily and quickly. 
Unfortunately, in the simulation of the dual 2-level inverter the S-Function block must simulate 
something that has no input-state-output form. In the present simulation, S-Function block has to 
simulate what a DSP (or any other kind of controller) does in the real system. Using a code quite 
close to the algorithm implemented on DSP, the S-Function block must  control the dual 2-level 
inverter in the same way as a DSP does. This means, the S-Function must change its outputs every 
time a commutation is necessary and must read its inputs once a period. 
To do this task, S-Function has been configured as variable discrete time block and called every 
time its outputs, the gating signals, change. Moreover, S-Function reads inputs and calculates 
application times at every beginning of the period. In this way, S-Function block and DSP have the 
same behaviour for an external observer if they are considered as two impenetrable black boxes. 
Furthermore, M-code is high-level programming language, quite near to the C-code used to 
program Texas Instruments (TI) DSP. Hence passing from C/C++ to M-code or vice versa is very 
easy and can be done without altering the algorithm implemented. 
A further step has been done connecting the DSP directly to Simulink environment using the 
CCSDSP built-in function. This function can be called inside an S-Function to open a channel to a 
DSP using Code Composer Studio (CCS) environment. Simulink talks with CCS which is 
controlling the DSP: in this way information can be exchanged between Simulink and DSP. 
Obviously, this kind of connection requires a lot of time and simulations of few seconds may last a 
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Figure 6.2: S-Function allows to use m-file to describe systems. Using some 
shrewdness it is possible to use the S-Function code to generate a control 
algorithm quite close to the one implemented on DSP.  
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day long, but allows a fast analysis and debugging of the code implemented on the DSP even if the 
hardware is not yet built.   
6.2. Algorithm implementation 
6.2.1. System overview 
The dual 2-level inverter was born to be controlled by a digital controller; in particular it is a 
TMS320C2812 digital signal processor. Hence, DSP must be given sufficient time to make all the 
calculations choosing a proper interval of time, in the following called cycle. This concept of cycle 
is taken into account even in the simulation using the S-Function properties.   
The whole control algorithm is based on the Park transform of the quantities involved in the 
dual 2-level inverter. Hence, the voltage reference the control generates by itself is a rotating vector. 
The first task the control has to do is to determine the position of the reference in each cycle. To do 
this, a particular map of the d-q plane has been done as shown in the next Section. 
Knowing the reference position the calculation of duty cycles and the determination of the 
switching tables to be used are possible. Hence the control can generate the six gating signals which 
are directed to the two inverters. 
The two inverters are made using SimPowerSystems toolbox. In this toolbox several 
components can be found like diodes, IGBTs, SCRs, and so on. Ideal switch was used to build the 
dual 2-level inverter in order to minimize the effects related to commutations. Anyway, the snubber 
circuit which is inside every switch model of SimPowerSystems can create some side effects 
affecting current waveforms. 
Two of this power circuits compose each leg and both inverters are composed by three legs. The 
middle point of each leg is connected to the load which is built using SimPowerSystems inborn 
blocks. The 3-phase load is symmetric and composed by an R-L series to emulate the most common 
passive loads which can be found. 
Some measurements are done over the voltages and the currents involved in the dual 2-level 
inverter. In particular DC bus voltages and currents are fed-back to the control algorithm for further 
implementation of the closed loop regulation of the DC bus voltages themselves.  
All the main points discussed in this section are schematically represented in Figure 6.3, which 
gives a fast idea of how the system has been implemented in Matlab-Simulink environment. 
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Figure 6.3: General description of the system implemented in simulation. 
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6.2.2. Determination of reference position 
The first task the control algorithm has to do is to determine the position of the voltage reference 
on the d-q plane. In the simulation of dual 2-level inverter, the control algorithm itself generates the 
reference, but in a more complex system the reference can be given by a close loop feed-back and 
its position may be unknown. 
The information associated to the position are critical to choose the switching table to be used in 
the synthesis of the output voltage. Moreover, the calculations involved in its determination must be 
as fast as possible to occupy the shortest time. 
The proposed algorithm for position determination is based on two steps, graphically 
represented in Figure 6.4. The first step consists in comparing the whole reference with the six 
Sectors shown in Figure 6.4a). As it is possible to see in the picture, each fundamental active vector, 
drawn in orange, is bisector of one Sector. For instance, considering the green vector *v  as a 
possible reference, it is laying in the Sector number 1 associated to active vector 1v . 
The second step is to determine the position of the vector which is the difference between the 
reference and the active vector associated to the Sector just determined. This vector has to be 
compared with the Sectors depicted in Figure 6.4b) which are rotated 30° anticlockwise in the 
respect of the Sectors considered in the first step. Continuing the example, the difference between 
the reference *v  and the active vector 1v  is given by the small green vector in Figure 6.4b) which 
lays in Sector number 5.  
In this case, it is possible to conclude that the position of the reference in the d-q plane is 
univocally determined by the couple of numbers (1, 5).  To simplify the notation, in the following 
will be used only a dot between the first and the second number, so the position given by (1, 5) will 
be written as 1.5. 
Considering all the possible cases, a hexagonal grid can be filled as shown in Figure 6.5. The 
different colours used to represent the labels can be useful to quickly distinguish the different 
Regions. 
As can be observed there are some triangles with two labels associated, like 1.2/2.6. If this 
redundancy can give problems, relationship of equivalence can be found. For instance can be used 
some table to store the equivalence of position 1.2 with position 2.6 and so on. 
Otherwise, there are sets equations which express this equality. In this case it is necessary to 
distinguish between the innermost triangles and the outer ones because the relationships are 
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Figure 6.4: Algorithm used to determine the position of voltage reference. a) First identification step 
using Sectors centred on the six inner vectors; b) Second identification step using Sectors 
which have active vectors as sides.  
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different. For instance, with reference to the triangle defined by the two labels 1.2 and 2.6, it can be 
noticed that the first number is increased by 1 and the second by 4 when rotating anticlockwise. 
 This relationship can be extended to any given couple of equivalent labels in the outer triangles 
if the calculus are done in modulus 6, i.e. considering that the sum of 4 and 3 is 1 instead of 7. 
Innermost triangles have similar relationship between two equivalent labels: in this case the first 
number is increased by 1 and the second by 2 when rotating anticlockwise. 
6.2.3. Schematic description of the system 
The model of the dual 2-level inverter implemented in Matlab-Simulink is shown in Figure 6.6. 
The green block is the 3-phase symmetric load connected to the two blocks representing the two 
inverters. All the grey blocks belong to the control circuit. There is a block which generates the 
voltage reference passed to the S-Function as a complex number split in real and imaginary parts. 
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Figure 6.5: Denomination of the zones using the proposed 
algorithm. Unfortunately there are several triangular 
regions which have more than one label. 
 
 
Figure 6.6: Simulink model for the dual 2-level inverter. 
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The two inverters are composed by several masked subsystems. The smallest block in this chain 
represents a single switch, composed by an ideal switch and its anti-parallel diode. Both these 
components have parasitic snubber capacitances and resistances which can not be zeroed without 
creating problems to the solver. Anyway, the components are well suited for a behavioural analysis 
of the system. 
The S-Function contained in the model acquires the references and the power sharing ratio, 
elaborates all these inputs and generates the six gating signals and four auxiliary signals useful for 
debugging. The S-Function block is masked and it requires a single parameter which is the cycle 
time length. 
6.2.4. Algorithm analysis 
The S-Function is the core of the control made over the dual 2-level inverter. The choice to 
employ S-Function instead a tradition block based control came from the necessity to simulate 
something closest as possible to a digital control system based on a DSP platform. Moreover, the 
code written for the S-Function has been exported to the DSP without difficulties because both 
C/C++ and M code are high level programming languages quite close themselves. 
Obviously, the functions written for simulations can exploit more resources than the ones 
implemented on DSP. Anyway, the main structure of the algorithms implemented on Simulink and 
on the DSP are the same. 
Concerning the usage of S-Functions some information can be found in Matlab help, but they 
refer to the Level-1 M-File S-Functions or to C written S-Functions. In this case, Level-2 M-File S-
Function has been used. It is something in between the two S-Function kinds cited above. To have 
an idea about how this block works it is necessary read the two pages help concerning it after 
having understood how C written S-Function works. 
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Figure 6.7: Algorithm implemented to control the dual 2-level inverter. 
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After having configured S-Function with a proper number of inputs, outputs and states, the main 
code for the control of the system is contained in the callback function update. The flux diagram of 
the code implemented is shown in Figure 6.7.  
After the initialization of S-Function block which is automatically called by Simulink, there is a 
choice based on the value of the variable VettApp which represent the number of the configuration 
applied in the previous application time. When this number is equal to 6 it means that the switching 
table is completed and it is time to calculate the duty-cycles and determine the switching sequence 
again. Two specifications are now necessary: i) during initialization the variable VettApp is set to 6; 
ii) in this case are used the basic switching table composed by six steps, without considering the 
problem coming from the dead times. 
Then, when VettApp is equal to 6 the inner part of the code is executed and VettApp is set to 0. 
All the routines for the calculation of application times are executed. Figure 6.8 shows the flow 
diagram concerning the algorithm for the determination of application times. 
As first operation, the reference is acquired as real and imaginary parts. Then the function pos 
determines the position of the reference. It has one complex argument which is the reference itself 
normalized in the respect of the battery voltage. Function pos calls the function which_ex twice to 
determine the first and the second number accordingly with the position algorithm presented in the 
previous Section. This position is necessary to determine the proper vectors to be applied in order to 
synthesize the desired output.  
Knowing the Sector to which the total reference belong is important to transport the reference in 
Sector I subtracting from its argument the right multiple of 60°. Due to the symmetry the Sectors 
have among them, the calculation of duty-cycles can be always done using a virtual reference 
belonging to Sector I minimizing, in this way, the number of cases which must to be taken into 
account. 
Hence, only four cases have to be considered, one for each triangle composing Sector I. To 
determine the right triangle, the function pos is called passing the virtual reference to it. The new 
position is used to determine the triangle using a nested switch-case structure. 
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Figure 6.8: Flow diagram of the algorithm for the determination 
of application times. 
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At this point, the limits of power sharing ratio k and the vectors Av , Bv  and Cv  can be 
determined. In the case the demanded power sharing ratio is outside the boundaries, it is set to the 
nearest allowed value. 
Knowing all the vectors and the virtual reference it is possible to determine the duty-cycles of 
the whole converter, inverter A and inverter B. Using these duty-cycles, the application times are 
easily determined solving the equations system shown in the pervious Chapter. Finally, a 
configurations table is built containing all the configuration the inverter has to assume for the next 
cycle. This conclude the inner part of the code. 
Coming back to Figure 6.7, after the execution of the inner code, the variable VettApp is 
incremented by 1 and the current application time and configurations are extracted from tables to 
set S-Function outputs and time of next time call. 
At this point, the algorithm waits until Simulink clock is equal to the time stored in the variable 
related to next call and the loop starts again.  
6.3. Simulation results 
6.3.1. Effectiveness of the control 
The first thing the simulation has to prove is the effectiveness of the proposed control algorithm. 
With this purpose, the first simulation has been conducted with a voltage reference equal to 1 
(modulation index 0.866), to have a general case. The power sharing ratio is put at 0.5, so both 
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Figure 6.9: Load phase voltage and currents with a reference equal to 1 and k equal to 0.5. a) 
Load voltage (blue line) and current (green line) in phase 1; b) All the three load phase 
currents; c) Load voltage vector locus (blue dots) and reference (green line); d) load 
current vector locus.  
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inverters work in the same way. 
Figure 6.9a) depicts the voltage and current on one load phase. All the nine voltage levels are 
used in the synthesis of the output. Moreover, Figure 6.9b) clearly shows that the three load currents 
are sinusoidal and displaced of 120° as expected by a balanced load. Obviously, the inductive load 
establishes a transient which lasts in less than a half fundamental period.    
Figure 6.9c) depicts the load voltage vector locus. The blue dots represent the instantaneous 
voltage over the load, whereas the green line is the reference for which the converter is demanded. 
As expected, the null vector is never used to synthesize a reference always laying in the outer part 
of the hexagon. Similarly, Figure 6.9d) shows the locus of the load currents vector, which is quite 
near a perfect circle. 
Figure 6.10a) shows the waveforms of DC bus currents whose spectra are represented in Figure 
6.10b). Because the modulation is not symmetric, there are some differences between the spectrum 
of inverter A current (upper one) and the one of inverter B current (lower one). Anyway, for both of 
them the first important harmonic is at 10 kHz corresponding to switching frequency. Figure 6.10c) 
shows the waveform of the common mode voltage, that is the voltage between the negative poles of 
the two DC busses. As it is possible to see in Figure 6.10d), this quantity does not have low 
frequency harmonics. 
Changing the power sharing ratio k changes the load voltage waveform because the redundant 
configurations can be managed in a different way and applied for different times, but its mean value 
is not affected. Figure 6.11a) shows the load voltage waveform when the power sharing ratio is 
equal to 0 and the reference is 1: the voltage level applied are still unchanged. Moreover, Figure 
6.11b) depicts the currents waveforms. They are the same as the previous case being the low 
frequency components of the applied voltage over the respective phase. 
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Figure 6.10: DC bus currents and common mode voltage with a reference equal to 1 and k 
equal to 0.5. a) Waveforms of DC bus currents on inverter A (blue line) and inverter B 
(green line); b) DC bus currents spectra; c) Common mode voltage between DC buses 
negative poles; d) High frequency and low frequency spectrum of common mode voltage. 
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Figure 6.11c) shows the load voltage locus which is composed only by the outer vectors. In 
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Figure 6.11: Reference equal to 1 and power sharing ratio equal to 0. a) Load voltage (blue line) and 
current (green line) in phase 1; b) All the three load phase currents; c) Load voltage vector locus 
(blue dots) and reference (green line); d) load current vector locus; e) Waveforms of DC bus currents 
on inverter A (blue line) and inverter B (green line); f) DC bus currents spectra; g) Common mode 
voltage between DC buses negative poles; h) High frequency and low frequency spectrum of 
common mode voltage. 
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Figure 6.11d) current vector locus is drawn; it is quite a perfect circle even in this case. 
An essential change happens on DC side quantities. Figure 6.11e) shows the DC bus currents on 
inverter A and inverter B. It is possible to see that they are slightly different. Their spectra, shown 
in Figure 6.11f), better highlight this difference: inverter B has a zero frequency component a bit 
greater than inverter A. With a power sharing ratio equal to 0 inverter A is expected to deliver no 
power, but the power can not be supplied by a single inverter because the modulation index is 
greater than 0.5, so, cycle after cycle, the nearest allowed value for this parameter is used. In this 
way even inverter A delivers power and its DC current is different from zero. Figure 6.11g) shows 
the common mode voltage whose spectra are represented in Figure 6.11h).     
To conclude, a case in which a single inverter can supply all the requested power is examined. A 
reference equal to 0.5 (modulation index 0.433) allows to have a power sharing coefficient equal to 
0 for any reference argument. Figure 6.12a) shows load voltage and current waveforms of single 
load phase. In this case, the voltage waveform has five levels only instead of nine. Figure 6.12b) 
depicts the load phase currents which have half the amplitude than the previous case, as expected. 
Anyway, they are quite close to sinusoidal waveforms. Figure 6.12c) shows the load voltage vector 
locus: only inner vectors are used to synthesize the desired output: this agrees with theory because 
the reference crosses only the inner zone of the hexagon. Figure 6.12d) shows the load current 
vector locus. The ripple is more relevant now because the average current amplitude is smaller. 
Regarding DC bus quantities, some changes happened clearly shown by Figure 6.13. In 
particular Figure 6.13a) shows DC bus currents. Inverter B current has the standard waveform 
expected in SVM, whereas inverter A current is almost zero because the power sharing coefficient 
equal to 0 imposes to deliver no power. Figure 6.13b) shows the current spectra; as expected 
inverter A DC current spectrum is zero everywhere, but a small DC component. On the other hands, 
inverter B current spectrum has DC and 10kHz harmonics. Common mode voltage, shown in 
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Figure 6.12: Load phase voltage and currents with a reference equal to 0.5 and k equal to 0. a) 
Load voltage (blue line) and current (green line) in phase 1; b) All the three load phase 
currents; c) Load voltage vector locus (blue dots) and reference (green line); d) load 
current vector locus.  
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Figure 6.13c), has a waveform essentially different with respect to previous cases. This is due to the 
change on the reference amplitude. As Figure 6.13d) shows, low frequencies harmonics are clearly 
present in its spectrum. 
6.3.2. Power sharing effectiveness 
In the last Section, the effectiveness of the control algorithm was proved. Three main situations 
were analysed showing that the control can successfully synthesize the desired output voltage with 
different values of power sharing coefficient. 
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Figure 6.13: DC bus currents and common mode voltage with a reference equal to 0.5 and k 
equal to 0. a) Waveforms of DC bus currents on inverter A (blue line) and inverter B (green 
line); b) DC bus currents spectra; c) Common mode voltage between DC buses negative 
poles; d) High frequency and low frequency spectrum of common mode voltage. 
 
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1
-1
-0.5
0
0.5
1
1.5
2
Limits of parameter k
Modulation index
P
ar
am
et
er
 k
0 10 20 30 40 50 60
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1
Limits of parameter k with reference equal to 1 p.u.
Reference argument [°]
P
ar
am
et
er
 k
a) b) 
 
Figure 6.14: References and power sharing coefficients imposed in the simulations.        
a) Specifications asked to the converter; b) Actions undertaken by the control. 
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Nevertheless the proposed algorithm must correctly share the power between the two inverters, 
besides the synthesis of the desired output voltage. Figure 6.14 is useful to better understand what is 
demanded to the converter and how the control manages situations not allowed. Figure 6.14a) 
shows the limits of the power sharing coefficient in the respect of the modulation index. The dots 
represent the specifications for which the converter is demanded. The four green dots do not create 
any problem. Concerning the red dots, they are outside the allowed region, as can be seen in the 
picture. The converter can not deliver power keeping unchanged the power sharing coefficient for 
all the values of the reference argument, so it undertakes the action shown in Figure 6.14b): it uses 
the nearest allowed value cycle after cycle. This means that the green solid line is followed when 
the power sharing coefficient is 1 and the green dash-dotted line is followed when the power 
sharing coefficient is 0. 
All the pictures in Figure 6.15 shows the power absorbed by the two inverters. In particular the 
blue line and the green line refer to inverter A  and inverter B respectively. Figure 6.15a), c) and e) 
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Figure 6.15: DC bus powers of inverter A (blue line) and inverter B (green line). a) Reference 1, 
power sharing coefficient 1; b) Reference 0.5, power sharing coefficient 1; c) Reference 1, power 
sharing coefficient 0.5; b) Reference 0.5, power sharing coefficient 0.5; a) Reference 1, power 
sharing coefficient 0; b) Reference 0.5, power sharing coefficient 0. 
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have been made with the same reference equal to 1 (modulation index 0.866), whereas Figure 
6.15b), d) and f) have been made with a reference equal to 0.5 (modulation index 0.433). Figure 
6.15a) and b) have been made with the same power sharing coefficient equal to 1; Figure 6.15c) and 
d) have been made with a power sharing coefficient equal to 0.5; Figure 6.15e) and f) have been 
made with a power sharing coefficient equal to 0.  
Figure 6.15c) and d) clearly show that the powers absorbed by the two inverters are equal in 
both cases, as imposed by the power sharing coefficient equal to 0.5. The dependency on the 
reference value is evident in the other pictures. The power of inverter B is expected to be more or 
less zero in Figure 6.15a) and b), because the power sharing coefficient is equal to 1. This happens 
when the reference equal to 0.5, as Figure 6.15b) shows. When the reference is equal to 1, the 
control algorithm made inverter B absorb as few power as possible following the maximum limit of 
power sharing coefficient for the given reference. This is reflected on Figure 6.15a). A similar 
situation is described by Figure 6.15e) and f), but the two inverters change roles.  
6.3.3. Performance 
To conclude the simulation overview, the load power quality is analysed in this Section. Table 
6.1 reports RMS and THD of load phase voltage and current similarly to what was done for other 
simulation results in Chapter 4. 
The data shown in Table 6.1 were caught in the same conditions as the powers shown above: 
power sharing coefficient equal to 1, 0.5 and 0 for two different references values (1 and 0.5).   
Comparing these results with the ones obtained using analogue modulations it can be seen that 
they are quite close. In particular voltage THDs are comparable with the best results given by 
analogue controllers. Unfortunately, current THDs are slightly worse because current spectra have 
numerous harmonics even at low frequencies. 
 
 Voltage Current 
Ref. k  RMS THD RMS THD 
1 74.8663 V 0.35413 6.7328 A 0.0051494 
0.5 74.8669 V 0.35389 6.7334 A 0.0044338 1 
0 74.8644 V 0.35396 6.7331 A 0.0067871 
1 42.8458 V 0.68347 3.3748 A 0.0092786 
0.5 42.8345 V 0.68794 3.3669 A 0.0081883 0.5 
0 42.8143 V 0.69228 3.3585 A 0.010222 
Table 6.1: Load power quality. Voltage RMS and THD, current RMS and THD. 
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Chapter 7  
Set-up implementation 
7.1. Introduction 
7.1.1. System overview 
Two dual 2-level inverter systems have been implemented, rated for different powers. Figure 
7.1a) shows reduced scale converter, whereas Figure 7.1b) depicts the full scale converter. 
The full scale converter is rated 180 V DC bus voltage and 220 A RMS output current. The two 
inverters are built using discrete components: all twelve switches are realized by several power 
MOSFETs in parallel connection. 
The reduced scale converter is the first prototype made and it is the only structure to which the 
following description is referred. This converter has been implemented using two integrated 3-
phase 2-level inverters manufactured by International Rectifier. These power modules are rated for 
450 V over the DC bus and 10 A as maximum phase current output RMS value: the voltage limits is 
largely greater than the 48 V effectively applied by battery banks. 
Figure 7.2 shows the seven boards compose the system: TMS320C2812 evaluation board, one 
 
a) b)  
Figure 7.1: Dual two level inverter implementations. a) Reduced scale converter; b) Full scale converter. 
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custom made expansion board for DSP, one insulation board, two interface boards and two power 
boards. Two battery banks, some protection switches and three insulation transformers complete the 
hardware.  
Considering Figure 7.2, the yellow background indicates battery banks and the switch to quickly 
disconnect them from the converter in case of fault. Light green background indicates PC, DSP 
boards and all the stuff related to the control part of the system. Light blue and pink backgrounds 
indicate boards and supplies related to inverter A and inverter B respectively. Finally, the block 
representing 3-phase load is filled in dark green.  
In this Chapter all the parts composing the dual 2-level inverter will be deeply described and 
analysed. Now it is necessary to underline the importance of electrical insulation among inverter A, 
inverter B and control boards, also highlighted by the different colours used for their background. A 
fault in the insulation may critically invalidate the right operation of the converter.   
Moreover, the code written for the DSP will be commented in the last section of this Chapter 
with the aim to give the essential knowledge to understand it, if it is necessary. 
7.2. Hardware 
7.2.1. Digital signal processor and control hardware 
The core of the control is implemented on a TMS320F2812 DSP manufactured by Texas 
Instrument. The control circuitry connecting DSP to the two inverters is composed by three boards: 
the commercial evaluation board for TMS320F2812 manufactured by Spectrum Digital 
(F2812ezDSP), one custom made expansion board to implement DAC and filters, one board made 
to redistribute and insulate the gating signals. 
Figure 7.3a) shows the F2812ezDSP. This board contains the DSP, the hardware which is 
strictly necessary to feed it properly and to connect it to Code Composer Studio environment via 
JTAG connection. Because some peripherals, like DAC,  must be provided by an external board, 
the expansion board, shown in Figure 7.3b), has been designed at the Department of Electrical 
 
 
Figure 7.2: Scheme of dual 2-level inverter which was implemented. 
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Engineering. It provides four 16-bit  DAC channels using a DAC8534 integrated circuit and 
connecting it to the DSP throughout the Xintf  interface [78]. Moreover, the expansion board 
provides BNC connector, potentiometers, switches and all the conditioning circuitry necessary to 
obtain clean input signals inside the voltage bands allowed by DSP. For other purposes than 
multilevel converter application, the expansion board contains also eCAN [79] and RS-232 [79-80] 
connectors. 
To allow fast communications and minimize the noises related to bit transmissions, the board-
to-board connection between expansion board and evaluation was preferred to flat-cables or others. 
In can be noticed, in Figure 7.3b), the room necessary to fit the DSP evaluation board. Figure 7.4a) 
shows how the two boards appear when connected. 
The insulation board is shown in Figure 7.4b). This board has been made considering two 
particular needs. First of all, it was necessary to redistribute the signals provided by the connectors 
of the expansion board. Indeed, the pins distribution in the expansion board was conceived for the 
design of the board itself, not for the connection with the interface boards. Moreover, the functional 
insulation among control, inverter A and inverter B requires fiberoptic or photo-coupler 
transmission. In Figure 7.4b) three ground plane are clearly distinguishable. On the left there are the 
connectors with the expansion board. The signals are buffered using SN74ABT244AN to properly 
drive the photo-couplers, which must be quite fast to follow the commutations imposed by the 
control system. On the right of the picture there are the ground plane related to the two inverters and 
the flat cables providing the connection with the interface boards. 
 
a) b)  
Figure 7.3: DSP boards. a) F2812ezDSP evaluation board; b) Custom made expansion board. 
 
a) b)  
Figure 7.4: Control circuitry for the dual 2-level inverter. a) Evaluation and expansion boards 
connected; b) Insulation board. 
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7.2.2. Interface boards 
The system is composed of two interface boards, shown in Figure 7.5. The main function for 
which this board was designed is to provide transform leg control signals in switch control signal 
and provide the necessary dead-times. Moreover some safety functionalities have been also 
implemented. The core of this board is Xilinx XC9572XL [82] which is the CPLD placed in the 
middle of the board. The program in the CPLD uses an internal state machine to produce the switch 
gating signals with dead-times of selectable length (0, 2, 4 and 8 μs). 
Moreover, three pins of the CPLD are dedicate to fault protection, commutation enable and reset 
signals. The commutation enable is a signal which can be generated either by a manual switch or 
the DSP. When this signal is low, the CPLD forces all the gate signals to zero opening all the 
switches. When the enable is high, CPLD let the gating signal be applied to the inverters. 
Fault protection works similarly. Several information coming from the power board enter in a 
multi-port NAND-gate to generate the signal driving the fault input. When one of the error occurs 
(its signal goes low) the fault input is driven high and the CPLD forces all the gating signals to zero. 
Reset signals is used to bring CPLD to initial state after a fault. The blue button on the top of the 
picture is used to manually input reset signal to CPLD. After a fault, CPLD enters in an idle state 
and it does not receive the leg control signals coming from DSP. Pressing the reset button is 
necessary to bring CPLD out of idle state.  
A photo-coupler is dedicated to the communication of incidental faults to the twin board. It is 
located on the right side (white chip), nearby the dedicated connector. 
The communication with the power board exploits the connector on the bottom. All the signals 
are buffered using DS8922 differential transceivers to increase the robustness of the transmission 
against the noises produced by power switches commutation. 
Several LEDs are scattered on the board. In Figure 7.5, all the LEDs are identified by a number. 
The green LED number 1 advices that the enable signal is not set, so the CPLD forces all the output 
to zero when this LED is turned on. The LEDs number 2, 3 and 4 identify the presence of external, 
5 V and 3.3 V voltage supplies respectively. The 5 V supply is obtained using a LM2575 switching 
regulator, whereas the 3 V supply is synthesized by a LM1117 linear regulator. 
On the right side, LED number 5 reveals that the precharge circuitry is active. When this LED is 
turned on a precharge resistor is series connected to DC bus to avoid current spikes due to the 
capacitors charge. The LEDs number 6 and 7 are associated to faults. The red LED reveals an 
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Figure 7.5: Interface board. 
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overcurrent fault, while the yellow LED is related to 800μ fault. Overcurrent fault happens when 
the current over the switches overcome the maximum allowed limit. The 800μ fault happens when 
the leg state does not change for more than 800μs. Unfortunately, some modulation technique 
presented in this book is incompatible with this protection and it is better to disable it. Finally, the 
six LEDS identified with number 8 are associate to the state of the six switches: when they are 
turned on the respective switch is conducting. 
 
7.2.3. Power boards 
The power board, shown in Figure 7.6, implements all the circuitry to drive the power. The core 
of this board is the IRAMS10UP60B [83] integrated inverter manufactured by International 
Rectifier. This chip, placed on the right side of the board under the heat-sink, is a complete 3-phase 
inverter able to drive 10 A RMS output current in each phase. The overcurrent fault signal is 
provided by the chip itself. 
The typical application connection proposed by datasheet exploits the possibility of the 
IRAMS10UP60B to use bootstrap capacitors, but for the purposes of dual 2-level inverter three 
insulated sources are needed to ensure a stable configuration even at very low commutation 
frequency. 
The insulated sources are obtained using AM2D-1215 [84] DC-DC converters manufactured by 
Aimtec. These converters are the three black chip in the middle of the board. As can be seen, they 
are quite small even if they are able to insulate up to 3 kV. 
The differential transceivers for the communication with the interface are placed on the right 
side of the board, near the flat cable connector. Like the interface board, DS8922 are used even in 
power module to transmit signals with high robustness to noises.  
Even in this board there are LM2575 and LM1117 DC-DC converters to stabilize 5 V and 3.3 V 
voltage levels. The ground plane near to the switching converter is connected to the other ground 
through a small jumper to maximize the impedance of the path for noises produced by the switching 
converter itself, preventing a pollution of the other signals through the digital ground.  
Some LEDs are used to give information about the state of the converter. The green LEDs on 
the bottom are used to signal the presence of 5 V and 3.3 V supplies. In the upper side of the board, 
the two rows of green and yellow LEDs notify the gating signals, so when they are turned on the 
 
 
Figure 7.6: Power board. 
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correspondent switch is conducting. The red LED is related to overcurrent fault signal coming from 
the inverter. The other two LEDs (orange and yellow) inform about the disconnection of the DC bus 
through the nearby manual switch. Indeed, this manual switch can open or close the path connecting 
the positive pole of DC bus to the connector of the battery bank.  
7.2.4. Other hardware 
To complete the system, a 3-phase load has been connected to the converter. Each branch of the 
load is composed by a resistor and an inductor series connected. The resistors and the 3-phase 
inductor used are shown in Figure 7.7a). The resistor are wound around a cylindrical ceramic 
support and mounted on metal frame with a rack of electric fans in the back for forced aircooling. 
The 3-phase inductor is wound on a metal core and the three windings allow to select among four 
different inductance values. For experimental set-up, 5.5 Ω and 0.120 mH have been chosen in each 
phase as total resistance and total inductance values. 
Besides the load, even some external power sources are necessary to feed the boards. 
F2812ezDSP and its expansion boards are fed by the power sources provided with the DSP. Two 
external power sources are needed to feed interface and power boards. Indeed, an external 13.5 V 
insulated power supply is needed for the circuitry feeding each inverter. 
To ensure the three insulated grounds required by the converter, three insulation transformers 
are necessarily used. They have to provide insulation between control, inverter A, inverter B 
grounds and the grid. If insulation transformers were not used, there would be a path for the 
common mode current and the system would loose multilevel converters properties. 
Figure 7.7b) shows the whole system at a glance. Starting from the left side of the picture there 
are: F2812ezDSP mounted on the expansion board, the insulation board and the two interface 
boards connected to their respective power boards. 
7.3. Software 
7.3.1. Implemented algorithms 
The implementation of reduced scale converter took time because it was the first prototype of 
dual 2-level converter built at the Department of Electrical Engineering. Several adjustments were 
 
a) b)  
Figure 7.7: Dual 2-level inverter hardware. a) Resistors and inductor used as 3-phase load, b) 
Whole converter.
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done to first design to get to an operative multilevel converter. In particular, the lack of a good 
insulation among control ground and inverters grounds made the first implementation trial fail. 
In the meanwhile the reduced scale converter was being debugged and completed, the full scale 
dual 2-level converter was built achieving better performances than its forerunner. Hence, both 
converter were used to achieve experimental results which will be shown in the following.     
Anyway, for the purpose of this dissertation, only the algorithm implemented on the reduced 
scale converter is described. It is a bit different to the one simulated for two reasons mainly. First of 
all, the DSP used is a fixed-point architecture and most of the functions used in simulation can not 
be implemented on it or their implementation will require a lot of resources and program memory. 
Moreover, the algorithm used in simulation can not be implemented using standard PWM based on 
the comparison between carriers and references. 
A simple algorithm has been implemented to prove that the converter really works as expected. 
The simplest way to synthesize a given reference is to use a modulation strategy imposing six step 
to one inverter and modulating the remaining part with the other one. After testing this kind of 
control it is simple to implement the second way to obtain power sharing described in Chapter 5. 
7.3.2. Position determination algorithm 
The fixed-point architecture of DSP does not allow to use some mathematical functions 
exploited in Matlab-Simulink for the determination of the position. In particular, complex numbers 
are not practical in DSP code: space vectors must be treated as real and imaginary parts. Moreover, 
functions like arc tangent are available in IQMath library, but can result time expensive. 
The algorithm for position determination implemented on the DSP exploits comparisons 
between the real and imaginary parts of the reference with constant values to determine where it 
lays. 
The function DetSect implements the algorithm whose flow diagram is shown in Figure 7.8. 
This function needs three arguments: the real part and the imaginary part of the normalized 
reference and a flag which can be 0 or 1. When the components of a given vector are passed to it 
and the flag is set to 1, function DetSect returns the Sector to which the vector belongs considering 
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Figure 7.8: Flow diagram of DSP algorithm for position determination. 
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the numbering given in the middle of Figure 7.8. In this way, the first part of the label identifying 
the position can be determined. 
Concerning the second part of the label, a different subdivision of the d-q plane must be 
considered: it is shown in Figure 7.9. DetSect can be used again, but some tricks must be used. 
Instead of passing to it real and imaginary parts of the vector whose position has to be determined it 
is necessary to follow the following procedure: the imaginary part must be passed as first parameter, 
the opposite of the real part must be passed as second parameter and the flag must be set to 0. 
To achieve the label defining reference position two steps are required. The reference is passed 
to DetSect with flag equal to 1. The first part of the label is returned and it can be used to determine 
the vector bisecting the identified Sector. The difference between the reference and the so 
determined vector must be passed to DetSect following the proper procedure describe above. In this 
way, the label identifying the position of the voltage reference is obtained.    
7.3.3. Implemented switching tables 
Even the switching tables are different than those presented in Chapter 5. Mainly because the 
applied vector are ordered to minimize the number of commutations of each leg during a cycle. 
Figure 7.10 shows the convention used to identify voltage vectors in the following switching tables. 
The two diagram on the left concern inverter A (blue) and inverter B (red) generated vectors. 
Together to the usual voltage vectors αe , βe  and γe ,  two new vectors are introduced: δ1e  and δ2e . 
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Figure 7.9: Alternative Sector map returned by DetSect.
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Figure 7.10: Conventions used to identify voltage vectors in implemented switching 
tables considering both inverters and whole converter points of view. 
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The other four diagrams concern whole converter output voltages in each of the four Regions taken 
into account. 
Keeping in mind the convention just described, Table 7.1 shows the implemented switching 
tables for Region ? with reference to the particular Sector highlighted in Figure 7.10. 
Table 7.2 is related to, Region ?. It can be noticed that in this case there are no double 
commutation at all This means that dead-times do not produce the annoying effects described in 
Chapter 5.  
Table 7.3 and Table 7.4 are related to Region ? and Region ? respectively.  
 
v  Av  Bv  Av  Bv  Cv  Cv  Bv  Cv  Bv  Av  
Ae  γe  γe  αe  βe  αe  γe  
1As  0 0 0 0 0 0 1 1 1 0 
2As  0 0 0 0 0 0 0 1 0 0 
3As  0 0 0 0 0 0 0 0 0 0 
1Bs  1 0 0 0 1 1 1 1 1 1 
2Bs  1 1 0 1 1 1 1 1 1 1 
3Bs  1 1 1 1 1 1 1 1 1 1 
Be  γe  αe  βe  αe  γe  γe  
Table 7.1: Implemented switching table for Region ?. 
 
 
v  Av  Bv  Cv  Bv  Av  Av  Cv  Bv  Cv  Av  
Ae  αe  αe  δ1e  γe  δ1e  αe  
1As  1 1 1 1 1 1 1 1 1 1 
2As  0 0 0 0 0 0 0 1 0 0 
3As  0 0 0 0 0 0 1 1 1 0 
1Bs  0 1 1 1 0 0 0 0 0 0 
2Bs  0 0 1 0 0 0 0 0 0 0 
3Bs  1 1 1 1 1 1 1 1 1 1 
Be  βe  δ2e  γe  δ2e  βe  βe  
Table 7.2: Implemented switching table for Region ?. 
 
 
v   Bv  Cv  Bv  Av  Av  Bv  Cv  Bv  Av  
Ae  αe  αe  βe  γe  βe  αe  
1As  1 1 1 1 1 1 1 1 1 1 
2As  0 0 0 0 0 0 1 1 1 0 
3As  0 0 0 0 0 0 0 1 0 0 
1Bs  0 0 0 0 0 0 0 0 0 0 
2Bs  1 0 0 0 1 1 1 1 1 1 
3Bs  1 1 0 1 1 1 1 1 1 1 
Be  αe  βe  γe  βe  αe  αe  
Table 7.3: Implemented switching table for Region ?. 
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All the tables are made to highlight the two parts composing the cycle: in the first part inverter 
A is in fixed configuration and inverter B is modulating, whereas in the second part the roles are 
exchanged.     
7.3.4. Compiling process overview 
After the explanation of the main changes made in implementation code in the respect of the 
simulation, the description of the algorithm can be expounded more clearly. Figure 7.11 shows how 
the programming process works. The software used is Code Composer Studio (CCS), the 
environment provided by Texas Instrument to program the whole C2000 DSP family. This 
environment allows the user to write all the necessary code and to organize it in several files 
grouped together by an entity called project.    
The programming languages supported by CCS are mainly ANSI C/C++ and Assembly. Due to 
the complexity of the architecture of newest DSP, using C/C++ rather than Assembly is highly 
 
v  Av  Bv  Cv  Bv  Av  Av  Bv  Cv  Bv  Av  
Ae  βe  βe  αe  γe  αe  βe  
1As  1 1 1 1 1 1 1 0 1 1 
2As  1 1 1 1 1 1 0 0 0 1 
3As  0 0 0 0 0 0 0 0 0 0 
1Bs  0 0 1 0 0 0 0 0 0 0 
2Bs  0 1 1 1 0 0 0 0 0 0 
3Bs  1 1 1 1 1 1 1 1 1 1 
Be  βe  αe  γe  αe  βe  βe  
Table 7.4:  Implemented switching table for Region ?. 
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Figure 7.11: Code implementation using Code Composer Studio. 
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suggested. Moreover CCS environment is able to control code execution on-line; this is useful in 
debugging contest. For further information on CCS environment, Texas Instruments offers specific 
literature [85]. 
Figure 7.11 can be read clockwise, starting from the bottom-left corner. Blue parchments 
represents files specifically made for the dual 2-level control, whereas red parchments represent 
code provided by Texas Instruments. The user-made code has been split in several source (.c) files 
dependently on the tasks executed. For instance, all the code used to initialize the DSP is written in 
the file Inizializza_DSP.c, whereas all the code necessary to initialize the Analog-to-Digital 
Converter (ADC) is written in file Inizializza_ADC.c. The file containing all the code necessary 
to implement the control algorithm and the main function of C code is Prog_Multi6Step.c. Other 
files are included in the project, each one implementing its own logical function. Moreover, two 
libraries provided by Texas Instruments are used: IQMath.lib and rts2800.lib. These two files 
contain pre-compiled code for the execution of mathematical functions and some instructions on 
how manage the DSP internal memory to accept compiled code. In order to call the functions stored 
in these files the respective header files are needed.   
CCS manages all the files within a project, building and linking them under the directives 
included in the linker file (.cmd). The compiling process ends when the object (.obj) file is made. 
This file contains the bit-code necessary to make the DSP operate as desired by the user. 
Using the JTAG connection, the bit-code is transferred to DSP and the emulation RAM is 
written. Now the DSP can be powered on and the code can be executed and debugged under CCS 
control. In debugging contest, CCS results to be very effective offering to the user several tools to 
find bugs, infinite loops and so on. Moreover, being under CCS control, the DSP can be held at any 
time in case of fault preventing the system to be seriously damaged.      
7.3.5. Code analysis 
Accordingly to Figure 7.12, the code implemented on DSP can be subdivided into two main 
parts: initialization and loop. 
Initialization contains all the function used to initialize the system. These functions are called 
only once during program execution. In particular all the DSP peripherals necessary are set and two 
tables are written. The first table, called mvVector, contains all the data related to the voltage 
vectors generable by dual 2-level inverter. The second table, called mtTable, contains all the 
switching patterns necessary to obtain proper commutations.   
ApplVect 
GenTemp 
AcquRif 
DetTriangle 
DutyCycle 
T3UFINT=1 
AttesaSincroMezzo 
ApplVect 
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Figure 7.12: Flow diagram of the algorithm implemented on DSP. 
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After initialization, the algorithm waits for synchronizing with the DSP timers and then the loop 
begins. The loop is the core of the control software. It is never-ending and contains all the functions 
necessary to generate the desired gating signals. 
As first task, ApplVect sets up the DSP to generate the proper outputs on the second half of the 
current cycle. Then GenTemp calculates time reference to be passed to AcquRif. This functions 
acquires the value of one potentiometer as amplitude and generates the rotating reference using the 
time just calculated. 
After the reference is ready, DetTriangle can calculate the position in which the reference lays 
and can reports it to Sector I. Now, DutyCycle can easily calculates whole converter, inverter A 
and inverter B duty-cycles. 
The bit T3UFINT is reset in order to make AttesaSincroMezzo work: the function waits until 
T3UFINT bit is set by the underflow of Timer 3. After this event has been occurred, ApplVect sets 
the DSP to generate the proper gating signals on the first half of the next cycle and the algorithm 
waits for the ending of the current cycle. Then the loop starts again.  
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Chapter 8  
Experimental results 
8.1. Introduction 
8.1.1. Aim of the experiments 
The reduced scale converter, the first prototype, was built to prove the effectiveness of  
proposed multilevel topology. During the construction of the prototype, several problems have been 
fixed. 
The most critical problem concerns the insulation among the three grounds there are in the 
system. Indeed, if the insulation fails the common mode current will be free to flow and the 
multilevel will not work properly anymore. The first test had the aim to verify insulation applying 
switching voltage to only one phase, just to prove the absence of homopolar current. 
Then, some tests were done to see the effectiveness of dual 2-level inverter as multilevel 
converter. For this purpose, a twelve-step modulation was been implemented and some screenshots 
have been captured. 
To conclude the tests on reduced scale converter, a hybrid modulation was implemented. The 
aim of this test bench was to verify that the converter can be properly used with a high frequency 
modulation strategy. 
After the test on the reduced scale converter, some test benches were implemented even for the 
full scale converter. On the full scale converter, the SVM and the power sharing capability were 
tested.   
8.2. Reduced scale converter 
8.2.1. Common mode voltage 
The first test which had been carried out was aimed to prove the insulation among the three 
grounds of the system. It has been executed keeping five legs on low state and modulating the other 
one at 10 kHz. In this way, one of the two 3-phase inverters was held in a null configuration acting 
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as neutral point. The other inverter, due to the modulation of one phase, was able to impose 
homopolar voltage which made the neutral point float creating common mode voltage  between 
negative poles. 
Figure 8.1 shows common mode current and voltage. Despite there is a common mode voltage, 
the insulation prevents common mode current flow, as expected. 
8.2.2. Twelve-step implementation 
A twelve-step modulation has been implemented to investigate the voltage levels produced by 
the dual 2-level inverter. Like six-step modulation for standard 3-phese inverters, twelve-step is the 
analogous for the multilevel converter. Indeed, all the voltage vectors on the outer hexagon are 
applied to the output. This can be easily seen from Figure 8.2a) or b). 
In particular Figure 8.2a) shows the voltage and current in case of pure resistive load. The load 
phase voltage assumes all the possible levels, nine in total. Obviously, being the load a pure 
resistance, the current follows the voltage waveform quite closely. 
The load voltage and current on a R-L load are shown in Figure 8.2b). The level assumed by 
voltage waveform are identical to previous case, but the current is filtered by the inductance. In fact, 
 
 
Figure 8.1: Common mode current and voltage on dual 
2-level inverter. 
 
a) b) 
 
Figure 8.2: Twelve-step modulation. a) Load phase voltage and current on resistive load; b) Load 
phase voltage and current on R-L load. 
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the current waveform has a smoother appearance and does not show the steps. 
8.2.3. Six-step and modulation 
The first trial to implement SVM was done with a hybrid modulation combining six-step and the 
standard 3-phase 2-level SVM. One inverter was controlled to generate the active vector nearest to 
the reference and the other inverter was modulating the remaining part of the requested reference. 
This approach is schematically depicted in Figure 8.3. Figure 8.3a) shows inverter A producing the 
active vector (blue) nearest to the reference, whereas inverter B is synthesizing the vector difference 
between the reference and inverter A output (represented by a dashed red arrow). Figure 8.3b) show 
the reciprocal situation in which inverter A and inverter B exchange their roles. To make the 
modulation as symmetric as possible between the two inverters, the role exchange happens once per 
cycle. 
Figure 8.4a) shows load phase voltage and current waveforms with the maximum sinusoidal 
reference, that is 
3
2  times DC bus voltage. Being 24 V the voltage of each battery bank, the 
maximum sinusoidal reference is 27.71 V. Moreover, with this battery voltage, the maximum level 
assumed by the phase voltage is expected to be 32 V, as Figure 8.4a) clearly shows. Furthermore, 
Figure 8.4a) depicts that the control of the dual 2-level inverter imposes a proper multilevel 
 
a) b) 
 
Figure 8.4: Six-step and modulation. a) Load voltage and current waveforms; b) Load voltage vector 
locus on d-q plane. 
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v* 
* eA 
a) b) 
 
Figure 8.3: Modulation strategy implemented on the reduced scale converter. a) Inverter A is 
modulating in six-step, whereas inverter B is synthesizing the remaining part of the 
reference; b) Inverter B is modulating in six-step, whereas inverter A is synthesizing the 
remaining part of the reference.   
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modulation to the converter. The level exploited in the synthesis of the output are only three in each 
cycle, as expected. Regarding the current, its waveform is quite good even if IGBTs forward 
voltage drops are not negligible with respect to the battery voltage. Figure 8.4b) shows the voltage 
locus on d-q plane. As expected, only outer vectors are applied. The small triangles on the borders 
(one of them is highlighted by a red circle) depend on the difference voltage of the two sources. 
This makes the voltage composition not be symmetrical: when the two inverter exchange roles they 
do not produce exactly the same voltage vectors.  
8.3. Full scale converter 
8.3.1. SVM implementation 
An SVM technique has been implemented on the full scale converter at the first attempt. To 
verify the effectiveness of the modulation, Figure 8.5a) shows load phase voltage and current with a 
reference on the outer hexagon, quite near to the maximum sinusoidal reference. Being 80 V on the 
DC busses of the full scale converter, the maximum sinusoidal allowed reference voltage is 92.37 
V, whereas the maximum applied voltage is 106.66 V. 
The voltage waveform, shown in the top of Figure 8.5a), highlight the correct multilevel 
 
a) 
 
b) 
 
c) 
Figure 8.5: SVM implementation on full 
scale converter with a reference on the outer 
hexagon. a) Load voltage and current 
waveforms; b) Load voltage waveform with 
a magnification of the highest voltage levels; 
c) Load voltage waveform with a 
magnification of another time interval.  
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modulation of the converter. The current is quite close to a perfect sinusoid. Figure 8.5b) and c) 
show the level assumed by the voltage during a cycle. Indeed the three levels assumed by the 
voltage are clearly visible. 
Figure 8.6a) shows load phase voltage and current waveforms when the reference is inside the 
inner hexagon, so it is expected a smaller number of voltage levels applied to the load than in the 
previous case. In fact, the voltage levels applied are five instead of 9, as a proper multilevel 
modulation requires. Figure 8.6b) and c) show that only three voltage levels are used in a cycle, 
even when the reference is inside the inner hexagon. 
8.3.2. Power sharing 
To conclude the overview of experimental results, some screenshots proving the effectiveness of 
power sharing technique will be shown. 
The phase voltage oprovided by the two inverters are filtered using a low pass filter with cut 
frequency of 500 Hz. In this way only the fundamental harmonic is considered. Being the current 
equal for both inverters, the mean voltage on a cycle is proportional to the power delivered by the 
inverter itself. In this way it is possible to verify power sharing only looking at voltage amplitudes. 
Figure 8.7a) shows the powers delivered by the two inverters with a power sharing coefficient 
equal to 0.5. In this case both inverters are forced to deliver the same power to the load and their 
output voltage have the same amplitude, but opposite phases. 
 
a) 
 
 
b) 
 
 
c) 
Figure 8.6: SVM implementation on full scale 
converter with a reference on the inner 
hexagon. a) Load voltage and current 
waveforms; b) Load voltage waveform with a 
magnification of the lowest voltage levels; c) 
Load voltage waveform with a magnification 
of another time interval. 
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When the power sharing coefficient is set to 32 , inverter A delivers twice the power inverter B 
does. In this case, the amplitude of inverter A output is twice with respect to inverter B, as Figure 
8.7b) clearly shows. 
The opposite situation is shown by Figure 8.7c), captured when the power sharing coefficient 
was set to 31 : the voltage inverter A produces is half of that inverter B produces, as well as delivered 
powers. 
  It is clear, from Figure 8.7, that the implemented power sharing algorithm works properly, 
allowing the users to share the powers coming from the DC sources with a ratio imposed by the 
control and not only by the evolution of the system. 
8.4. Conclusion 
8.4.1. Conclusion 
The dual 2-level inverter is a converter structure composed by two standard 3-phase 2-level 
inverters, parts widely commercialized and reliable. That allows to construct this kind of converter 
using standard parts, instead of using custom made components as other multilevel converters 
 
a) 
 
 
b) 
 
 
c) 
 
Figure 8.7: In each picture the output voltage of 
inverter A and inverter B are depicted from the 
top to the bottom. A low pass filter (500 Hz) was 
used. a) The power sharing coefficient is 0.5; b) 
The power sharing coefficient is 0.66; c) Power 
sharing coefficient equal to 0.33. 
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require. This is a great advantage of dual 2-level inverter against diode-clamped and flying-
capacitor structures. 
On the other hands, more dual 2-level inverters can not be cascaded to increase the number of 
levels because this connection will determine short-circuits among the DC sources. This can be 
considered the principal limit of the converter. Hence, the maximum number of voltage levels 
which can be produced on the load phase voltages is 9. 
The dual 2-level inverter requires only two insulated DC sources: this represent both an 
advantage and a disadvantage. Surely, in many applications is easily to create two insulated sources 
instead of the three cascade H-bridge requires, but the insulation is so critical which has to be taken 
into account carefully. Indeed, just a creep in the insulation allowing a path for the homopolar 
current will stop the correct operation of the converter. A careful design of the boards and a correct 
placement of photo-couplers can warrant the required insulation. 
Despite of this critical drawback, the dual 2-level inverter is suited for several applications. First 
of all, it can be adopted in automotive traction systems to overcome the limits on the maximum 
power still present. In industrial traction applications there is a limit on the allowed maximum 
voltage of battery banks for safety reasons. In Italy this limit is 96 V. In other land traction 
application, the limit on maximum voltage are imposed by the market: the cost of power MOSFET 
has its minimum for the components rated about 150 V. These limits on the voltage, together to the 
maximum current allowed by the switches, draw the limits of drive power. Indeed, the dual 2-level 
inverter can upgrade the power of an existing drive exploiting the same components still used. 
Moreover, the power sharing, controlling the power flows through the two inverters, is useful to 
balance battery discharge and keep the life of the drive longer. But this is not the only advantage 
that power sharing can offer. In other applications, power sharing can be used to optimize the 
efficiency of the system. This is the case of hybrid naval propulsion, where the dual 2-level inverter 
can be fed by two diesel engines which work always at the maximum of their efficiency. When the 
required power is quite low, only one engine and one inverter will work. When the request of power 
is high, both engines end both inverters will work. In this case, using the power sharing capability is 
possible to deliver power making the diesel engines operate at high efficiency. 
Lately, a third application has been found: the dual 2-level inverter can be used as active filter 
fed by photovoltaic panels. The coupling between the converter and the grid is done by a 
transformer with six-wire on one side (converter) and a standard connection on the other one (grid). 
All this applications make the dual 2-level inverter be an interesting structure to be investigated. 
Several peculiarities must be examined deeply and several other characteristics must be found and 
studied. If the investigation on this converter continues for the right amount of time, it could reveal 
to be a good deal both in scientific and commercial field. 
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Appendix 1  
Comparison among drives 
A1.1. Introduction 
A1.1.1. Standard 3-phase induction motor drive 
A comparison, considering also the economical aspect, among the different possibilities 
available to increment the power in traction applications can be interesting to conclude this work. 
First of all it is important to advise that the determination of the correct price of each solution is a 
hard task and, sometimes, can be even impossible because some parts can be not commercial, so 
their costs are not truthful. 
In Figure A1.1 is schematically represented the standard drive adopted in traction applications. 
In the following it will be the model to which compare other solutions. To be as clear as possible, it 
will be called standard solution. 
The motor is supposed to be a 3-phase induction machine. To control this kind of motor,  3-
phase 2-level inverter is required together with all the necessary control circuitries. Finally, to 
complete the system, one battery bank is needed. 
The definition of the power rates is important to make the comparison be meaningful, indeed 
prices can vary a lot dependently on the power for which the system is rated. First of all, due to the 
standard in force, the battery bank is supposed to be rated 96 V, just to consider both industrial and 
road vehicles at once. 
 
M 
3p ~ 
DSP
 
Figure A1.1: Standard drive used in traction application. 
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After the determination of DC voltage, it is possible to look for the inverter matching the 96 V 
requirement. One of the most famous Italian factory which manufactures industrial drives proposes 
the inverter table shown in Table A1.1. The inverter allowing the greatest power is rated 80 V and 
650 A of DC bus current. This model is chosen to be part of the drive. 
Regarding the control, a standard TMS320F2812 DSP can be used together with a custom-built 
control board providing the necessary support to the microprocessor. 
To complete the system, a low voltage motor has been chosen. Accordingly to the limits on the 
voltage and current imposed by the inverter, it can be rated 56 V, 220 A.  
To conclude, some prices can be given for the proposed parts. The value of the inverter can be 
estimated about 800 € . The same price is attributable to the motor. The price for a 80 V battery 
bank rated 560 Ah is 7000 € more or less. Regarding the control, 300 € can be a good estimation of 
costs. Hence the total cost for a 12 kW drive is 8900 €.  
A1.1.2. Alternative solutions 
The first idea to increment drive power can be to double the power rating for each part. This is 
possible for battery bank, if there is sufficient room in the vehicle. Unfortunately, finding a 
commercial inverter rated 1300 A is almost impossible. Hence, this part has to be custom-built 
incrementing a lot its price. Moreover, MOSFETs rated 1300 A are not so common and can be 
difficultly tracked down. 
Other solutions have to be taken into account. For instance, it is possible to double the drive and 
shrink one motor on each tractor wheel, as represented in Figure A1.2. This system will be called 
two motors solution. 
Other two possibilities are given by using the double 3-phase motor or the dual 2-level inverter. 
The two systems are represented in Figure A1.3 and Figure A1.4 respectively. They will be called 
double 3-phase solution and dual 2-level inverter solution just to fix univocally the names. 
In the following Section, a punctual analysis of all the three alternative solutions will be done 
with the purpose to make a comparison among them using the standard solution presented above as 
common reference.       
AC SINGLE 
INVERTERS 
MAIN 
MODELS 
24V 36V 48V 72V 80V 96V 
AC-X SSL 100A 100A 100A    
AC-0 SSL 150A 150A     
AC-0 PLUS 200A 200A     
AC-1 SSL 250A 250A 225A  160A  
ACE2 350 350A 350A 350A    
ACE2 450 450A 450A 450A    
AC2 FLASH 500A 450A 450A 400A 400A  
AC3 FLASH  600A 600A 600A 600A 350A 
AC4  750A 750A 650A 650A 450A 
 
Table A1.1: Inverter gamma proposed by Zapi. 
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A1.2. Analysis of alternative solutions 
A1.2.1. Two motors solution 
This solution is the most easy to be implemented, even if a restructuring of vehicle bodywork 
must be necessary to fit the two electrical motors. As can be seen from Figure A1.2, the system is 
composed by two inverters, two motors, two control circuitries and one battery bank. 
Actually, the picture shows two battery banks to highlight the idea that twice the energy stored 
in standard solution is needed to insure the same autonomy of the vehicle. Anyway, the battery bank 
can be a single unity even in this case.    
Also the control does not need to be doubled, but a more complex circuit or software is surely 
necessary to properly drive the system. Hence, the cost of the control system can be evaluated about 
1.5 times the cost of the standard solution. 
Economically, the two motors solution costs more or less twice the standard solution because all 
the costs are doubled, but the control. To be rigorous, the costs for the implementation of this 
solution can be estimated in 17700 €. 
Economical the cost for unity of power is unchanged with respect to the standard solution if the 
analysis does not take into account mechanical parts. Indeed vehicles are built following some 
standards, which expect a single engine. Hence, fit the two motors can be difficult in a commercial 
bodywork. Moreover, the two motors must be shrunken on the wheels to avoid the use of particular 
differential gears. This is not so common and may require the study of special bearings. 
Another drawback can be found in the reliability of the system. Indeed, both inverters must 
operate simultaneously to make the vehicle move in a straight way. So in case of fault of one part, 
the vehicle must stop its march. One objection to this way of reasoning can be to assert that in 
standard solution happens the same. This is correct, but in standard solution the number of 
components in the system is smaller as far as the fault probabilities. 
Considering all these facts, the two motors system can be a viable solution to the problem of 
doubling the power of a standard 3-phase induction motor drive for traction applications. Actually, 
there are other possibilities which arise to be better solutions and more fault tolerant. 
 
DSP
DSP
M 
3p ~ 
M 
3p ~ 
 
Figure A1.2: Two motors solution. 
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A1.2.2. Double 3-phase motor solution 
This system is composed by a battery bank of the same size as the one in two motors solution, a 
control circuit which can be implemented using a TMS320F2812, two inverters and one motor rated 
for double the power than standard solution. 
The peculiarity of the motor is to be wound with two 3-phase windings displaced of thirty 
electrical degrees. In this way, referring to the same voltage as in standard solution the power is 
twice because the current injected in the motor is doubled. Unfortunately this is not sufficient to 
estimate the price of the motor. Other considerations must be done. First of all, the difference 
between the required motor and a standard one is only the type of winding. Hence the increment of 
price due to the special windings can be neglected. Moreover, the increment of power is supposed 
to be obtained as increment of torque: this means that the deepness of the motor is doubled, but the 
sheets are unchanged. With these considerations, a value slightly less than the double of the motor 
in standard solution can be estimated. 
The cost of the whole system can be quantified in about 17600 €, that is not so less to justify the 
adoption of this choice than the two motor solution. 
The increment of reliability of the system intervenes in favour of this solution. In fact, in case of 
fault of one windings or one inverter, the vehicle is still able to move. When such a kind of fault 
happens, the broken part can be cut off and the motor can be fed as a standard 3-phase motor. 
Obviously the power is decreased because the maximum current is halved as far as the maximum 
torque, but the vehicle can be still controlled by the driver. 
This system has to be preferred to two motors solution because it is more fault tolerant, even if 
the reduction of torque makes the vehicle unable to cover steep slopes or to move at full load. 
Moreover, this solution can be easily adapted to standard bodyworks designed for internal-
combustion engines. 
A1.2.3. Dual 2-level inverter solution 
To conclude this comparison, the dual 2-level inverter solution is described. This system is 
represented in Figure A1.4. It is composed by two battery banks which absolutely need to be 
electrically insulated. Anyway, this necessity does not increment the cost of batteries, which can be 
specifically connected for this purpose. The two inverters, the control circuit and the motor are 
DSP M 3p x 2 ~ 
 
Figure A1.3: Double 3-phase motor solution. 
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standard parts. Hence the total cost of this solution can be estimated to be equal to double 3-phase 
motor solution and can be fixed in17600 €. 
Economically, dual 2-level inverter and double 3-phase motor solutions are equivalent and not 
so cheaper to justify their implementation instead of the two motors solution. 
The advantages of this system are in its robustness. Indeed it can be considered more fault 
tolerant than the double 3-phase motor system. In case of fault, the broken part can be cut off, 
simply short-circuiting the conductors nearby the motor. In this way, the system decreases the 
maximum power, as the double 3-phase motor solution, but in this case is the maximum voltage to 
be halved. Being the current injected in the motor unchanged, the maximum torque the system can 
transmit to the wheels is the same in all the operating conditions, but the maximum speed is halved 
in case of fault. Hence, using this system the vehicle is able to cover the same roads both when it is 
healthily and in case of fault allowing the users to reach a garage. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
DSP M 3p ~ 
 
Figure A1.4: Dual 2-level inverter solution. 
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Appendix 2  
Power Balancing of a 
Multilevel Converter with Two 
Insulated Supplies for Three-
Phase Six-Wire Loads 
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Appendix 3  
Double Inverter as a Multilevel 
Converter: Circuit Topology, 
Modulation Strategies and 
Applications 
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Appendix 4  
Experimental Investigation of 
a Three-Phase Multi-Level 
Converter Based on Two 
Standard Voltage Source 
Inverters with Insulated DC 
Supplies 
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Appendix 5  
Multilevel Operation of a Dual 
Two-Level Inverter with Power 
balancing Capability 
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